欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9042-21DVWA 参数 Datasheet PDF下载

ML9042-21DVWA图片预览
型号: ML9042-21DVWA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dot Matrix LCD Driver, 17 X 100 Dots, CMOS, DIE-233]
分类和应用: 时钟驱动外围集成电路
文件页数/大小: 58 页 / 558 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9042-21DVWA的Datasheet PDF文件第5页浏览型号ML9042-21DVWA的Datasheet PDF文件第6页浏览型号ML9042-21DVWA的Datasheet PDF文件第7页浏览型号ML9042-21DVWA的Datasheet PDF文件第8页浏览型号ML9042-21DVWA的Datasheet PDF文件第10页浏览型号ML9042-21DVWA的Datasheet PDF文件第11页浏览型号ML9042-21DVWA的Datasheet PDF文件第12页浏览型号ML9042-21DVWA的Datasheet PDF文件第13页  
FEDL9042-01
OKI Semiconductor
ML9042-xx
(GND = 0 V, V
DD
= 2.7 to 5.5 V, Ta = –40 to +85°C)
Parameter
Voltage Multiplier
Input Voltage
Symbol
V
MUL
Note 7
V
DD
= 2.7 V, V
IN
= 2.25 V
f = 175 kHz
A capacitor for the voltage
multiplier = 1 to 4.7
µF
V
OUT
V
OUT
load current = 54
µA
BE = “H”
Applied to LCD bias
resistance of 10 kΩ (TYP)
only
Bias Voltage for
Driving LCD
V
LCD1
V
0
–GND
V
LCD2
Note 8
1/4
bias
4.3
(V
DD
–V
IN
)
×
2
V
V
OUT
1/5
bias
Condition
Min.
1.8
Typ.
Max.
2.75
(V
DD
–V
IN
)
×
2
Unit
V
Applicable
pins
V
IN
4.3
Voltage Multiplier
Output Voltage
1/5
bias
1/4
bias
2.7
2.7
5.5
V
5.5
V
0
Note 1:
Applied to the voltage drop occurring between any of the V
0
, V
1
, V
4
and GND pins and any of
the common pins (COM
1
to COM
17
) when the current of 4
µA
flows in or flows out at one
common pin.
Also applied to the voltage drop occurring between any of the V
0
, V
2
, V
3A
(V
3B
) and GND pins
and any of the segment pins (SEG
1
to SEG
100
) when the current of 4
µA
flows in or flows out at
one segment pin.
The current of 4
µA
flows out when the output level is V
DD
or flows in when the output level is
V
5
.
Note 2:
Applied to the current flowing into the V
DD
pin when the external clock (f
OSC2
= f
in
= 270 kHz) is
fed to the internal R
f
oscillation or OSC
1
under the following conditions:
V
DD
= V
0
= 5 V
GND = 0 V,
V
1
, V
2
, V
3A
(V
3B
) and V
4
: Open
E/SHTB and BE: “L” (fixed)
Other input pins: “L” or “H” (fixed)
Other output pins: No load
9/58