PEDL9040A-03
¡ Semiconductor
ML9040A-Axx/-Bxx
• Bias voltage circuit (1-line display mode)
• Bias voltage circuit (2-line display mode)
VDD
VDD
R
R
V1
V1
R
R
V2
V2
ML9040A-Axx/-Bxx
VLCD
VLCD
R
V3
R
R
ML9040A-Axx/-Bxx
V3
V4
V4
R
V5
VR
VR
V5
Figure 8
Figure 7
• Bias voltage circuit (1-line display mode)
• Bias voltage circuit (2-line display mode)
VDD
VDD
R
C
R
C
V1
V1
R
C
R
V2
C
C
C
V2
ML9040A-Axx/-Bxx
VLCD
ML9040A-Axx/-Bxx
R
R
VLCD
C
C
C
R
R
V3
V4
V3
V4
VR
C
V5
VR
C
R
V5
Figure 10
Figure 9
(VLCD : LCD driving voltage)
35/49