PEDL60851C-02
1
Semiconductor
ML60851C
End Point 2 Receive FIFO (EP2RXFIFO)
Read address
Write address
42h
—
D7
x
D6
x
D5
x
D4
x
D3
x
D2
x
D1
x
D0
x
After a hardware reset
After a bus reset
Definition
x
x
x
x
x
x
x
x
EP2 Receive data (R)
It is possible to read out the EP2 receive data by reading the address 42h. When EP2 is set for bulk reception (Bulk
OUT), the local MCU should read EP2RXFIFO when the ML60851C issues an EP2 packet ready interrupt request.
It is possible to read successively the data in the packet by reading continuously. When the data transfer direction
of EP2 is set as ‘Transmit’, all accesses to this address will be invalid.
The EP2RXFIFO is cleared under the following conditions:
1. When an OUT token is received for EP2.
2. When the EP2 receive packet ready bit is reset. (A “1” is written in PKTRDY(2).)
3. When the local MCU writes a “0” in the stall bit (EP2CON(1)).
8/67
OKI [ OKI ELECTRONIC COMPONETS ]
