PEDL60851C-02
1
Semiconductor
ML60851C
End Point 3 Control Register (EP3CON)
Read address
Write address
F8h
78h
D7
0
D6
0
D5
1
D4
1
D3
1
D2
1
D1
x
D0
0
After a hardware reset
After a bus reset
Definition
0
0
1
1
1
1
x
0
0
1
1
1
1
Configuration Bit (R/W)
Stall Bit (R/W)
Transfer Type (R)
11b = Interrupt Transfer
End Point Address
Toggling Condition (R/W)
0 = Normal
1 = Rate feedback mode
Configuration Bit:
The local MCU should write a “1” in this bit during the status stage of control transfer
when a “Set Configuration” request is received from the host computer to make EP3
active.
When this bit is “1”, the exchange of data between the host computer and EP3 is
enabled. When this bit is “0”, this IC does not respond to any transactions with this
EP.
Stall Bit:
When this bit is “1”, the stall handshake is automatically returned to the host computer
in response to the packet transmitted to the host computer from this end point.
The EP3 transfer mode is set as an interrupt transfer and the end point address is fixed at 3h. Therefore, the bits D6
to D2 have fixed values, and other values written in them are invalid.
Toggling Condition Bit:
When this bit is “0”, toggling is performed between DATA0 and DATA1 every time
an ACK is sent from the host computer to EP3.
If this bit is set to “1”, the rate feedback mode will be set. In this case, the toggling is
performed every time the packet ready bit is asserted.
42/67
OKI [ OKI ELECTRONIC COMPONETS ]
