ML2650 参数 Datasheet PDF下载

ML2650 DATASHEET (Digest)

Application Example

ML2650

CPU

D7-D0

CSB

WRB

RDB

ILE

IRQ

HPOUTL

HPOUTR

HPLVDD

HPRVDD

HPLGND

HPRGND

Refer to application

example circuit below

DSP

LRCLK

BCLK

SAIIN

MCLK

IOVDD

IOVDD

DVDD

DVDD

This C,R parameter

applies for 32.768kHz

SYSCLK input.

150nF (B or

X7R spec)

RESETB

SYSCLK

PLLC

0.1uF

DGND

DGND

0.1uF

0.1uF

0.1uF

220Ω

1500nF

(B or X7R spec)

TMODE1

TMODE0

PLLVDD

0.1uF

PLLGND

Liner

Regulator

100uF

HPLVDD

HPRVDD

100uH

220uF

HPOUTL

0.1uF

0.1uF

0.1uF

HPLGND

HPRGND

100uH

220uF

HPOUTR

0.1uF

Note. Capacitance tolerance is permitted within 10%, resistance tolerance is permitted within 5%, if no special mention.

Version 1.1

5 / 20