NXP Semiconductors
PCF8583
Clock and calendar with 240 x 8-bit RAM
6. Pinning information
6.1 Pinning
OSCI
OSCO
A0
V
SS
1
2
8
7
V
DD
INT
SCL
SDA
PCF8583P
3
4
013aaa366
6
5
Top view. For mechanical details, see
Fig 2.
Pin configuration for DIP8 (PCF8583P)
OSCI
OSCO
A0
V
SS
1
2
3
4
013aaa367
8
V
DD
INT
SCL
SDA
PCF8583T
7
6
5
Top view. For mechanical details, see
Fig 3.
Pin configuration for SO8 (PCF8583T)
20 n.c.
19 n.c.
18 n.c.
17 n.c.
terminal 1
index area
16 n.c.
15 V
DD
14 INT
13 SCL
12 SDA
11 n.c.
n.c. 10
6
7
8
n.c.
9
n.c.
n.c.
OSCI
OSCO
A0
V
SS
1
2
3
4
5
PCF8583BS
n.c.
n.c.
013aaa368
Transparent top view
For mechanical details, see
Fig 4.
Pin configuration for HVQFN20 (PCF8583BS)
PCF8583
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 06 — 6 October 2010
3 of 37