欢迎访问ic37.com |
会员登录 免费注册
发布采购

F87EHHD 参数 Datasheet PDF下载

F87EHHD图片预览
型号: F87EHHD
PDF下载: 下载PDF文件 查看货源
内容描述: [FXTH87E, Family of Tire Pressure Monitor Sensors]
分类和应用:
文件页数/大小: 183 页 / 1700 K
品牌: NXP [ NXP ]
 浏览型号F87EHHD的Datasheet PDF文件第162页浏览型号F87EHHD的Datasheet PDF文件第163页浏览型号F87EHHD的Datasheet PDF文件第164页浏览型号F87EHHD的Datasheet PDF文件第165页浏览型号F87EHHD的Datasheet PDF文件第167页浏览型号F87EHHD的Datasheet PDF文件第168页浏览型号F87EHHD的Datasheet PDF文件第169页浏览型号F87EHHD的Datasheet PDF文件第170页  
NXP Semiconductors  
FXTH87E  
FXTH87E, Family of Tire Pressure Monitor Sensors  
Figure 51 shows the host receiving a logic 1 from the target HCS08 MCU. Because the  
host is asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-  
generated falling edge on BKGD/PTA4 to the perceived start of the bit time in the target  
MCU. The host holds the BKGD/PTA4 pin low long enough for the target to recognize it  
(at least two target BDC cycles). The host must release the low drive before the target  
MCU drives a brief active-high speedup pulse seven cycles after the perceived start of  
the bit time. The host should sample the bit level about 10 cycles after it started the bit  
time.  
BDC clock  
(target MCU)  
Host drive to  
High-impedance  
BKGD/PTA4 pin  
Target MCU  
speedup pulse  
High-impedance  
R-C rise  
High-impedance  
Perceived start  
of bit time  
BKGD/PTA4 pin  
10 cycles  
10 cycles  
Earliest start of next bit  
Host samples BKGD PTA4 pin  
aaa-028044  
Figure 51.ꢀBDC target-to-host serial bit timing (Logic 1)  
Figure 52 shows the host receiving a logic 0 from the target HCS08 MCU. Because the  
host is asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-  
generated falling edge on BKGD/PTA4 to the start of the bit time as perceived by the  
target MCU. The host initiates the bit time but the target HCS08 finishes it. Because the  
target wants the host to receive a logic 0, it drives the BKGD/PTA4 pin low for 13 BDC  
clock cycles, then briefly drives it high to speed up the rising edge. The host samples the  
bit level about 10 cycles after starting the bit time.  
BDC clock  
(target MCU)  
Host drive to  
High-impedance  
BKGD/PTA4 pin  
Speedup  
Target MCU  
drive and  
pulse  
speedup pulse  
Perceived start  
of bit time  
BKGD/PTA4 pin  
10 cycles  
Earliest start of next bit  
10 cycles  
Host samples BKGD PTA4 pin  
aaa-028045  
Figure 52.ꢀBDM target-to-host serial bit timing (Logic 0)  
FXTH87ERM  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Reference manual  
Rev. 5.0 — 4 February 2019  
166 / 183  
 
 
 复制成功!