欢迎访问ic37.com |
会员登录 免费注册
发布采购

M29W320DB70ZE6T 参数 Datasheet PDF下载

M29W320DB70ZE6T图片预览
型号: M29W320DB70ZE6T
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位( 4Mbx8或2Mbx16 ,非均匀参数块,引导块) 3V供应闪存 [32 Mbit (4Mbx8 or 2Mbx16, Non-uniform Parameter Blocks, Boot Block), 3V Supply Flash memory]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 56 页 / 1058 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M29W320DB70ZE6T的Datasheet PDF文件第8页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第9页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第10页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第11页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第13页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第14页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第15页浏览型号M29W320DB70ZE6T的Datasheet PDF文件第16页  
Signal descriptions  
M29W320DT, M29W320DB  
2
Signal descriptions  
See Figure 1: Logic Diagram, and Table 1: Signal Names, for a brief overview of the signals  
connected to this device.  
2.1  
2.2  
2.3  
Address Inputs (A0-A20)  
The Address Inputs select the cells in the memory array to access during Bus Read  
operations. During Bus Write operations they control the commands sent to the Command  
Interface of the internal state machine.  
Data Inputs/Outputs (DQ0-DQ7)  
The Data I/O outputs the data stored at the selected address during a Bus Read operation.  
During Bus Write operations they represent the commands sent to the Command Interface  
of the internal state machine.  
Data Inputs/Outputs (DQ8-DQ14)  
The Data I/O outputs the data stored at the selected address during a Bus Read operation  
when BYTE is High, V . When BYTE is Low, V , these pins are not used and are high  
IH  
IL  
impedance. During Bus Write operations the Command Register does not use these bits.  
When reading the Status Register these bits should be ignored.  
2.4  
Data Input/Output or Address Input (DQ15A–1)  
When BYTE is High, V , this pin behaves as a Data Input/Output pin (as DQ8-DQ14).  
IH  
When BYTE is Low, V , this pin behaves as an address pin; DQ15A–1 Low will select the  
IL  
LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout  
the text consider references to the Data Input/Output to include this pin when BYTE is High  
and references to the Address Inputs to include this pin when BYTE is Low except when  
stated explicitly otherwise.  
2.5  
2.6  
Chip Enable (E)  
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to  
be performed. When Chip Enable is High, V , all other pins are ignored.  
IH  
Output Enable (G)  
The Output Enable, G, controls the Bus Read operation of the memory.  
12/56