Instructions
M25PX64
6.1
Write enable (WREN)
The write enable (WREN) instruction (Figure 8) sets the write enable latch (WEL) bit.
The write enable latch (WEL) bit must be set prior to every page program (PP), dual input
fast program (DIFP), program OTP (POTP), write to lock register (WRLR), subsector erase
(SSE), sector erase (SE), bulk erase (BE) and write status register (WRSR) instruction.
The write enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
Figure 8. Write enable (WREN) instruction sequence
S
0
1
2
3
4
5
6
7
C
Instruction
DQ0
DQ1
High Impedance
AI13731
28/66
NUMONYX [ NUMONYX B.V ]
