欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE80-VMN6P 参数 Datasheet PDF下载

M25PE80-VMN6P图片预览
型号: M25PE80-VMN6P
PDF下载: 下载PDF文件 查看货源
内容描述: 8兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [8-Mbit, page-erasable serial flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存内存集成电路
文件页数/大小: 66 页 / 1387 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE80-VMN6P的Datasheet PDF文件第40页浏览型号M25PE80-VMN6P的Datasheet PDF文件第41页浏览型号M25PE80-VMN6P的Datasheet PDF文件第42页浏览型号M25PE80-VMN6P的Datasheet PDF文件第43页浏览型号M25PE80-VMN6P的Datasheet PDF文件第45页浏览型号M25PE80-VMN6P的Datasheet PDF文件第46页浏览型号M25PE80-VMN6P的Datasheet PDF文件第47页浏览型号M25PE80-VMN6P的Datasheet PDF文件第48页  
Instructions  
M25PE80  
6.16  
Deep power-down (DP)  
Executing the deep power-down (DP) instruction is the only way to put the device in the  
lowest consumption mode (the deep power-down mode). It can also be used as an extra  
software protection mechanism, while the device is not in active use, since in this mode, the  
device ignores all write, program and erase instructions.  
Driving Chip Select (S) High deselects the device, and puts the device in the standby mode  
(if there is no internal cycle currently in progress). But this mode is not the deep power-down  
mode. The deep power-down mode can only be entered by executing the deep power-down  
(DP) instruction, subsequently reducing the standby current (from I  
to I  
, as specified  
CC1  
CC2  
in Table 20).  
Once the device has entered the deep power-down mode, all instructions are ignored  
except the release from deep power-down (RDP) instruction. Issuing the release from deep  
power-down (RDP) instruction will cause the device to exit the deep power-down mode.  
The deep power-down mode automatically stops at power-down, and the device always  
powers-up in the standby mode.  
The deep power-down (DP) instruction is entered by driving Chip Select (S) Low, followed  
by the instruction code on serial data input (D). Chip Select (S) must be driven Low for the  
entire duration of the sequence.  
The instruction sequence is shown in Figure 22.  
Chip Select (S) must be driven High after the eighth bit of the instruction code has been  
latched in, otherwise the deep power-down (DP) instruction is not executed. As soon as  
Chip Select (S) is driven High, it requires a delay of t before the supply current is reduced  
DP  
to I  
and the deep power-down mode is entered.  
CC2  
Any deep power-down (DP) instruction, while an erase, program or write cycle is in  
progress, is rejected without having any effects on the cycle that is in progress.  
Figure 22. Deep power-down (DP) instruction sequence  
S
tDP  
0
1
2
3
4
5
6
7
C
D
Instruction  
Standby mode  
Deep power-down mode  
AI03753D  
44/66  
 复制成功!