M25PE40
Description
Figure 1.
Logic diagram - previous T7X Figure 2.
process
Logic diagram - new T9HX
process
V
V
CC
CC
D
Q
D
C
S
Q
C
S
M25PE40
M25PE40
W
TSL
Reset
Reset
V
V
AI09704C
SS
AI13781
SS
Table 1.
Signal names
Signal name
Function
Direction
C
Serial Clock
Input
D
Serial Data input
Serial Data output
Chip Select
Input
Output
Input
Input
Input
Q
S
TSL or W(1)
Reset
VCC
Top Sector Lock or Write Protect
Reset
Supply voltage
Ground
VSS
1. In the previous T7X process the pin is a Top Sector Lock input whereas in the new T9HX process, the pin
is a Write Protect input (see Figure 1 and Figure 2).
Figure 3.
VFQFPN and SO connections
M25PE40
S
Q
1
2
3
4
8
7
6
5
V
CC
Reset
TSL or W
C
D
V
SS
AI09703d
1. There is an exposed central pad on the underside of the VFQFPN package. This is pulled, internally, to
VSS, and must not be allowed to be connected to any other voltage or signal line on the PCB.
2. See Section 12: Package mechanical for package dimensions, and how to identify pin-1.
7/62