欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE40-VMP6G 参数 Datasheet PDF下载

M25PE40-VMP6G图片预览
型号: M25PE40-VMP6G
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存存储内存集成电路时钟
文件页数/大小: 62 页 / 1298 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE40-VMP6G的Datasheet PDF文件第54页浏览型号M25PE40-VMP6G的Datasheet PDF文件第55页浏览型号M25PE40-VMP6G的Datasheet PDF文件第56页浏览型号M25PE40-VMP6G的Datasheet PDF文件第57页浏览型号M25PE40-VMP6G的Datasheet PDF文件第58页浏览型号M25PE40-VMP6G的Datasheet PDF文件第59页浏览型号M25PE40-VMP6G的Datasheet PDF文件第61页浏览型号M25PE40-VMP6G的Datasheet PDF文件第62页  
Revision history  
M25PE40  
14  
Revision history  
Table 29. Document revision history  
Date  
Revision  
Changes  
01-Apr-2004  
0.1  
Initial release.  
Write Protect (W) pin replaced by Top Block Lock (TBL).  
Section 2.5: Reset (Reset) description modified. JEDEC signature  
modified. Reset timings tRLRH, tRHSL and tSHRH removed from  
Table 20: AC characteristics (33 MHz operation) and inserted in  
Table 21: Reset timings (tRHSL modified). Document status  
promoted from target specification to preliminary data.  
09-Nov-2004  
1
Top Block Lock (TBL) renamed as Top Sector Lock (TSL). Small text  
changes. Deep Power-down mode clarified in Section 4.6: Active  
Power, Standby Power and Deep Power-down modes.  
01-Dec-2004  
11-Jan-2005  
2
3
Notes removed from Table 28: Ordering information scheme.  
Wording changes. SO16 package removed, SO8 wide package  
added.  
Added Table 20: AC characteristics (33 MHz operation). Document  
status promoted from preliminary data to full datasheet. Table 19:  
AC characteristics (25 MHz operation) updated. Section 4.2: An  
easy way to modify data, Section 4.3: A fast way to modify data,  
Section 6.9: Page Write (PW) and Section 6.10: Page Program (PP)  
updated to explain optimal use of Page Write and Page Program  
instructions. Clock slew rate changed from 0.03 to 0.1 V/ns.  
Updated Table 28: Ordering information scheme. Added  
ECOPACK® information.  
4-Oct-2005  
4
Changed document to new template; amended figure in Feature  
summary; replaced Figure 4: Bus master and memory devices on  
the SPI bus; amended data in Table 19 and Table 20; amended title  
of Figure 30: VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat  
package no lead 6 × 5 mm, package outline and added a footnote;  
amended name of the MP package in Table 28: Ordering  
information scheme.  
11-Aug 2006  
5
60/62