欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE40-VMN6TG 参数 Datasheet PDF下载

M25PE40-VMN6TG图片预览
型号: M25PE40-VMN6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存内存集成电路光电二极管时钟
文件页数/大小: 62 页 / 1298 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE40-VMN6TG的Datasheet PDF文件第8页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第9页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第10页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第11页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第13页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第14页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第15页浏览型号M25PE40-VMN6TG的Datasheet PDF文件第16页  
Operating features  
M25PE40  
4
Operating features  
4.1  
Sharing the overhead of modifying data  
To write or program one (or more) data bytes, two instructions are required: Write Enable  
(WREN), which is one byte, and a Page Write (PW) or Page Program (PP) sequence, which  
consists of four bytes plus data. This is followed by the internal cycle (of duration t  
or t ).  
PW  
PP  
To share this overhead, the Page Write (PW) or Page Program (PP) instruction allows up to  
256 bytes to be programmed (changing bits from 1 to 0) or written (changing bits to 0 or 1) at  
a time, provided that they lie in consecutive addresses on the same page of memory.  
4.2  
An easy way to modify data  
The Page Write (PW) instruction provides a convenient way of modifying data (up to 256  
contiguous bytes at a time), and simply requires the start address, and the new data in the  
instruction sequence.  
The Page Write (PW) instruction is entered by driving Chip Select (S) Low, and then  
transmitting the instruction byte, three address bytes (A23-A0) and at least one data byte,  
and then driving Chip Select (S) High. While Chip Select (S) is being held Low, the data  
bytes are written to the data buffer, starting at the address given in the third address byte  
(A7-A0). When Chip Select (S) is driven High, the Write cycle starts. The remaining,  
unchanged, bytes of the data buffer are automatically loaded with the values of the  
corresponding bytes of the addressed memory page. The addressed memory page then  
automatically put into an erase cycle. Finally, the addressed memory page is programmed  
with the contents of the data buffer.  
All of this buffer management is handled internally, and is transparent to the user. The user  
is given the facility of being able to alter the contents of the memory on a byte-by-byte basis.  
For optimized timings, it is recommended to use the Page Write (PW) instruction to write all  
consecutive targeted bytes in a single sequence versus using several Page Write (PW)  
sequences with each containing only a few bytes (see Section 6.9: Page Write (PW),  
Table 21: AC characteristics (50 MHz operation, T9HX (0.11µm) process), and Table 22: AC  
characteristics (75 MHz operation, T9HX (0.11µm) process)).  
12/62