欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE20-VMP6G 参数 Datasheet PDF下载

M25PE20-VMP6G图片预览
型号: M25PE20-VMP6G
PDF下载: 下载PDF文件 查看货源
内容描述: 1和2兆,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存存储内存集成电路时钟
文件页数/大小: 64 页 / 1231 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE20-VMP6G的Datasheet PDF文件第34页浏览型号M25PE20-VMP6G的Datasheet PDF文件第35页浏览型号M25PE20-VMP6G的Datasheet PDF文件第36页浏览型号M25PE20-VMP6G的Datasheet PDF文件第37页浏览型号M25PE20-VMP6G的Datasheet PDF文件第39页浏览型号M25PE20-VMP6G的Datasheet PDF文件第40页浏览型号M25PE20-VMP6G的Datasheet PDF文件第41页浏览型号M25PE20-VMP6G的Datasheet PDF文件第42页  
Instructions  
M25PE20, M25PE10  
6.11  
Write to Lock Register (WRLR)  
Note:  
The Write to Lock Register (WRLR) instruction is decoded only in the T9HX process (see  
Important note on page 6).  
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock  
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously  
have been executed. After the Write Enable (WREN) instruction has been decoded, the  
device sets the Write Enable Latch (WEL).  
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,  
followed by the instruction code, three address bytes (pointing to any address in the targeted  
sector and one data byte on Serial Data input (D). The instruction sequence is shown in  
Figure 18. Chip Select (S) must be driven High after the eighth bit of the data byte has been  
latched in, otherwise the Write to Lock Register (WRLR) instruction is not executed.  
Lock Register bits are volatile, and therefore do not require time to be written. When the  
Write to Lock Register (WRLR) instruction has been successfully executed, the Write  
Enable Latch (WEL) bit is reset after a delay time less than t  
minimum value.  
SHSL  
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in  
progress, is rejected without having any effects on the cycle that is in progress.  
Figure 18. Write to Lock Register (WRLR) instruction sequence  
S
0
1
2
3
4
5
6
7
8
9
10  
28 29 30 31 32 33 34 35 36 37 38 39  
Lock Register  
C
D
Instruction  
24-bit address  
value  
23 22 21  
MSB  
3
2
1
0
7
6
5
4
3
2
0
1
MSB  
AI10784b  
Table 12. Lock Register In  
Sector  
Bit  
Value  
b7-b2  
b1  
‘0’  
All sectors  
Sector Lock Down bit value  
Sector Write Lock bit value  
b0  
38/64