欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE10-VMN6TP 参数 Datasheet PDF下载

M25PE10-VMN6TP图片预览
型号: M25PE10-VMN6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 1和2兆,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存存储
文件页数/大小: 64 页 / 1231 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE10-VMN6TP的Datasheet PDF文件第19页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第20页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第21页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第22页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第24页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第25页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第26页浏览型号M25PE10-VMN6TP的Datasheet PDF文件第27页  
M25PE20, M25PE10  
Instructions  
6.1  
Write Enable (WREN)  
The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit.  
The Write Enable Latch (WEL) bit must be set prior to every Page Write (PW), Page  
Program (PP), Page Erase (PE), and Sector Erase (SE) instruction.  
The Write Enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the  
instruction code, and then driving Chip Select (S) High.  
Figure 8.  
Write Enable (WREN) instruction sequence  
S
0
1
2
3
4
5
6
7
C
D
Q
Instruction  
High Impedance  
AI02281E  
23/64