欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P20-VMP3G/X 参数 Datasheet PDF下载

M25P20-VMP3G/X图片预览
型号: M25P20-VMP3G/X
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位,低电压,串行闪存与50MHz的SPI总线接口 [2 Mbit, low voltage, Serial Flash memory with 50MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 50 页 / 964 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P20-VMP3G/X的Datasheet PDF文件第29页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第30页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第31页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第32页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第34页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第35页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第36页浏览型号M25P20-VMP3G/X的Datasheet PDF文件第37页  
M25P20  
Power-up and Power-down  
7
Power-up and Power-down  
At Power-up and Power-down, the device must not be selected (that is Chip Select (S) must  
follow the voltage applied on V ) until V reaches the correct value:  
CC  
CC  
V
V
(min) at Power-up, and then for a further delay of t  
at Power-down  
CC  
SS  
VSL  
Usually a simple pull-up resistor on Chip Select (S) can be used to ensure safe and proper  
Power-up and Power-down.  
To avoid data corruption and inadvertent write operations during power up, a Power On  
Reset (POR) circuit is included. The logic inside the device is held reset while V is less  
CC  
than the Power On Reset (POR) threshold voltage, V – all operations are disabled, and  
WI  
the device does not respond to any instruction.  
Moreover, the device ignores all Write Enable (WREN), Page Program (PP), Sector Erase  
(SE), Bulk Erase (BE) and Write Status Register (WRSR) instructions until a time delay of  
t
has elapsed after the moment that V rises above the V threshold. However, the  
PUW  
CC WI  
correct operation of the device is not guaranteed if, by this time, V is still below V (min).  
CC  
CC  
No Write Status Register, Program or Erase instructions should be sent until the later of:  
t
t
after V passed the V threshold  
CC WI  
PUW  
VSL  
after V passed the V (min) level  
CC  
CC  
These values are specified in Table 8.  
If the delay, t  
, has elapsed, after V has risen above V (min), the device can be  
VSL  
CC  
CC  
selected for READ instructions even if the t  
delay is not yet fully elapsed.  
PUW  
At Power-up, the device is in the following state:  
The device is in the Standby mode (not the Deep Power-down mode).  
The Write Enable Latch (WEL) bit is reset.  
Normal precautions must be taken for supply rail decoupling, to stabilize the V supply.  
CC  
Each device in a system should have the V rail decoupled by a suitable capacitor close to  
CC  
the package pins. (Generally, this capacitor is of the order of 0.1µF).  
At Power-down, when V drops from the operating voltage, to below the Power On Reset  
CC  
(POR) threshold voltage, V , all operations are disabled and the device does not respond  
WI  
to any instruction. (The designer needs to be aware that if a Power-down occurs while a  
Write, Program or Erase cycle is in progress, some data corruption can result.)  
33/50  
 复制成功!