欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P128-VMF6G 参数 Datasheet PDF下载

M25P128-VMF6G图片预览
型号: M25P128-VMF6G
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位(多电平),低电压,串行闪存与50MHz的SPI总线接口 [128 Mbit (Multilevel), low-voltage, Serial Flash memory with 50-MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 45 页 / 864 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P128-VMF6G的Datasheet PDF文件第29页浏览型号M25P128-VMF6G的Datasheet PDF文件第30页浏览型号M25P128-VMF6G的Datasheet PDF文件第31页浏览型号M25P128-VMF6G的Datasheet PDF文件第32页浏览型号M25P128-VMF6G的Datasheet PDF文件第34页浏览型号M25P128-VMF6G的Datasheet PDF文件第35页浏览型号M25P128-VMF6G的Datasheet PDF文件第36页浏览型号M25P128-VMF6G的Datasheet PDF文件第37页  
M25P128  
Initial delivery state  
Figure 18. Power-up timing  
V
CC  
V
(max)  
CC  
Program, Erase and Write Commands are Rejected by the Device  
Chip Selection Not Allowed  
V
(min)  
CC  
tVSL  
Read Access allowed  
Device fully  
accessible  
Reset State  
of the  
Device  
V
WI  
tPUW  
time  
AI04009C  
Table 8.  
Symbol  
Power-Up Timing and V Threshold  
WI  
Parameter  
Min.  
Max.  
Unit  
(1)  
tVSL  
VCC(min) to S Low  
60  
1
µs  
ms  
V
(1)  
tPUW  
Time delay to Write instruction  
Write Inhibit Voltage  
10  
VWI  
1.5  
2.5  
1. These parameters are characterized only.  
8
Initial delivery state  
The device is delivered with the memory array erased: all bits are set to 1 (each byte  
contains FFh). The Status Register contains 00h (all Status Register bits are 0).  
33/45