欢迎访问ic37.com |
会员登录 免费注册
发布采购

JS48F4400P0RFW0 参数 Datasheet PDF下载

JS48F4400P0RFW0图片预览
型号: JS48F4400P0RFW0
PDF下载: 下载PDF文件 查看货源
内容描述: StrataFlash㈢蜂窝内存 [StrataFlash㈢ Cellular Memory]
分类和应用: 蜂窝
文件页数/大小: 139 页 / 2133 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号JS48F4400P0RFW0的Datasheet PDF文件第131页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第132页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第133页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第134页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第135页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第137页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第138页浏览型号JS48F4400P0RFW0的Datasheet PDF文件第139页  
Numonyx™ StrataFlash® Cellular Memory (M18)  
Appendix B Additional Information  
Order Number  
Document/Tool  
Numonyx™ StrataFlash® Cellular Memory (M18) Developer’s Manual  
315567  
Numonyx™ StrataFlash® Cellular Memory (M18 SCSP); 2048-Mbit M18 (Non-Mux and AD-Mux I/O)  
Family with Synchronous PSRAM Datasheet  
307654  
310048  
309311  
®
®
Designing with Numonyx™ StrataFlash Wireless Memory and Pre-enabling Numonyx™ StrataFlash  
Cellular Memory, Application Note 822  
®
®
Numonyx™ StrataFlash Cellular Memory (M18 SCSP) to ARM PrimeCellTM Design Guide, Application  
Note 841  
®
Migration Guide for Numonyx™ StrataFlash Cellular Memory (M18) 90 nm to 65 nm, Application Note  
860  
315651  
310058  
Effect of Program Buffer Size on System Interrupt Latency, Application Note 816  
Notes:  
4.  
Visit Numonyx’s World Wide Web home page at http://www.numonyx.com for technical documentation and tools or for  
the most current information on Numonyx flash products.  
Appendix C Ordering Information  
To order samples, obtain datasheets or inquire about any stack combination, please  
contact your local Numonyx representative.  
Table 66: 38F Type Stacked Components  
PF  
38F  
5070  
M0  
Y
0
B
0
Product Die/  
Density  
Configuration  
Voltage/NOR  
Flash CE#  
Configuration  
Parameter /  
Mux  
Configuration  
Package  
Designator  
Product Line  
Designator  
NOR Flash Prodcut  
Family  
Ballout  
Identifier  
Device  
Details  
Char 1 = Flash  
die #1  
V =  
1.8 V Core  
0 =  
Char 2 = Flash  
die #2  
First character  
applies to Flash  
die #1  
No parameter  
blocks; Non-  
Mux I/O  
B =  
x16D  
Ballout  
and I/O;  
Separate Chip  
Enable per die  
Char 3 =  
interface  
0 =  
PF =  
SCSP, RoHS  
RAM die #1  
Second character  
applies to Flash  
die #2  
(See  
(See  
Original  
released  
version of  
this  
(See  
Table 70,  
“Voltage /  
NOR Flash  
CE#  
Table 72  
Table 71,  
“Parameter  
/ Mux  
Char 4 =  
RAM die #2  
StackedNOR  
Flash + RAM  
,
RD =  
“Ballout  
Decoder  
” on  
(See Table 69,  
“NOR Flash  
Family  
SCSP, Leaded  
product  
Configurati  
on  
Configurati  
on  
(See  
page 13  
9 for  
Table 68,  
“38F / 48F  
Density  
Decoder”  
on  
Decoder”  
on  
Decoder” on  
page 138 for  
details)  
Decoder”  
on  
details)  
page 138  
for details)  
page 138  
for details)  
page 137 for  
details)  
Datasheet  
136  
April 2008  
309823-10