欢迎访问ic37.com |
会员登录 免费注册
发布采购

800FB 参数 Datasheet PDF下载

800FB图片预览
型号: 800FB
PDF下载: 下载PDF文件 查看货源
内容描述: 顶部/底部引导块5 V电源快闪记忆体 [Top / Bottom Boot Block 5 V Supply Flash Memory]
分类和应用:
文件页数/大小: 67 页 / 1730 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号800FB的Datasheet PDF文件第31页浏览型号800FB的Datasheet PDF文件第32页浏览型号800FB的Datasheet PDF文件第33页浏览型号800FB的Datasheet PDF文件第34页浏览型号800FB的Datasheet PDF文件第36页浏览型号800FB的Datasheet PDF文件第37页浏览型号800FB的Datasheet PDF文件第38页浏览型号800FB的Datasheet PDF文件第39页  
M29FxxxFT, M29FxxxFB  
Status Register  
5.3  
Error Bit  
The Error Bit (DQ5) can be used to identify errors detected by the Program/Erase Controller.  
The Error Bit is set to ’1’ when a Program, Block Erase or Chip Erase operation fails to write  
the correct data to the memory. If the Error Bit is set a Read/Reset command must be  
issued before other commands are issued. The Error bit is output on DQ5 when the Status  
Register is read.  
Note that the Program command cannot change a bit set to ’0’ back to ’1’ and attempting to  
do so will set DQ5 to ‘1’. A Bus Read operation to that address will show the bit is still ‘0’.  
One of the Erase commands must be used to set all the bits in a block or in the whole  
memory from ’0’ to ’1’  
5.4  
5.5  
Erase Timer Bit  
The Erase Timer Bit (DQ3) can be used to identify the start of Program/Erase Controller  
operation during a Block Erase command. Once the Program/Erase Controller starts  
erasing the Erase Timer Bit is set to ’1’. Before the Program/Erase Controller starts the  
Erase Timer Bit is set to ’0’ and additional blocks to be erased may be written to the  
Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is  
read.  
Alternative Toggle Bit  
The Alternative Toggle Bit (DQ2) can be used to monitor the Program/Erase controller  
during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status  
Register is read.  
During Chip Erase and Block Erase operations the Toggle Bit changes from ’0’ to ’1’ to ’0’,  
etc., with successive Bus Read operations from addresses within the blocks being erased.  
A protected block is treated the same as a block not being erased. Once the operation  
completes the memory returns to Read mode.  
During Erase Suspend the Alternative Toggle Bit changes from ’0’ to ’1’ to ’0’, etc. with  
successive Bus Read operations from addresses within the blocks being erased. Bus Read  
operations to addresses within blocks not being erased will output the memory cell data as if  
in Read mode.  
After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be  
used to identify which block or blocks have caused the error. The Alternative Toggle Bit  
changes from ’0’ to ’1’ to ’0’, etc. with successive Bus Read Operations from addresses  
within blocks that have not erased correctly. The Alternative Toggle Bit does not change if  
the addressed block has erased correctly.  
35/67