LP2995 DDR Termination Regulator
July 2003
LP2995
DDR Termination Regulator
General Description
The LP2995 linear regulator is designed to meet the JEDEC
SSTL-2 and SSTL-3 specifications for termination of DDR-
SDRAM. The device contains a high-speed operational am-
plifier to provide excellent response to load transients. The
output stage prevents shoot through while delivering 1.5A
continuous current and transient peaks up to 3A in the
application as required for DDR-SDRAM termination. The
LP2995 also incorporates a V
SENSE
pin to provide superior
load regulation and a V
REF
output as a reference for the
chipset and DDR DIMMS.
Patents Pending
Features
n
n
n
n
n
n
n
n
Low output voltage offset
Works with +5v, +3.3v and 2.5v rails
Source and sink current
Low external component count
No external resistors required
Linear topology
Available in SO-8, PSOP-8 or LLP-16 packages
Low cost and easy to use
Applications
n
DDR Termination Voltage
n
SSTL-2
n
SSTL-3
Typical Application Circuit
20039302
© 2003 National Semiconductor Corporation
DS200393
www.national.com