LMD18200
Electrical Characteristics Notes
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when op-
erating the device beyond its rated operating conditions.
Note 2:
See Application Information for details regarding current limiting.
Note 3:
The maximum power dissipation must be derated at elevated temperatures and is a function of T
J(max)
,
θ
JA
, and T
A
. The maximum allowable power dis-
sipation at any temperature is P
D(max)
= (T
J(max)
− T
A
)/θ
JA
, or the number given in the Absolute Ratings, whichever is lower. The typical thermal resistance from junc-
tion to case (θ
JC
) is 1.0˚C/W and from junction to ambient (θ
JA
) is 30˚C/W. For guaranteed operation T
J(max)
= 125˚C.
Note 4:
Human-body model, 100 pF discharged through a 1.5 kΩ resistor. Except Bootstrap pins (pins 1 and 11) which are protected to 1000V of ESD.
Note 5:
All limits are 100% production tested at 25˚C. Temperature extreme limits are guaranteed via correlation using accepted SQC (Statistical Quality Control)
methods. All limits are used to calculate AOQL, (Average Outgoing Quality Level).
Note 6:
Output currents are pulsed (t
W
<
2 ms, Duty Cycle
<
5%).
Note 7:
Regulation is calculated relative to the current sense output value with a 1A load.
Note 8:
Selections for tighter tolerance are available. Contact factory.
Typical Performance Characteristics
V
SAT
vs Flag Current
R
DS
(ON) vs Temperature
R
DS
(ON) vs
Supply Voltage
DS010568-16
DS010568-17
DS010568-18
Supply Current vs
Supply Voltage
Supply Current vs
Frequency (V
S
= 42V)
Supply Current vs
Temperature (V
S
= 42V)
DS010568-19
DS010568-20
DS010568-21
Current Sense Output
vs Load Current
Current Sense
Operating Region
DS010568-22
DS010568-23
www.national.com
4
NSC [ NATIONAL SEMICONDUCTOR ]
