LMC7101/LMC7101Q
Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2)
Human Body Model
Machine Model
Charged Device Model
Difference Input Voltage
Voltage at Input/Output Pin
Supply Voltage (V
+
− V
−
)
Current at Input Pin
Current at Output Pin (Note 3)
Current at Power Supply Pin
1000V
200V
1000V
±Supply Voltage
+
) + 0.3V, (V
−
) − 0.3V
(V
16V
±5 mA
±35 mA
35 mA
Lead Temp. (Soldering, 10 sec.)
Storage Temperature Range
Junction Temperature (Note 4)
260°C
−65°C to +150°C
150°C
Recommended Operating
Conditions
(Note 1)
Supply Voltage
Temperature Range
LMC7101AI, LMC7101BI
LMC7101Q
Thermal Resistance (θ
JA
)
5-Pin SOT23
2.7V
≤
V
+
≤
15.5V
−40°C to 85°C
−40°C to 125°C
325°C/W
2.7V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
J
= 25°C, V
+
= 2.7V, V
−
= 0V, V
CM
= V
O
= V
+
/2 and R
L
> 1 MΩ.
Boldface
limits apply at the temperature extremes.
Symbol
V
OS
TCV
OS
I
B
I
OS
R
IN
CMRR
V
CM
Parameter
Conditions
Typ
(Note 5)
0.11
1
1.0
0.5
>1
0V
≤
V
CM
≤
2.7V
V
+
= 2.7V
For CMRR
≥
50 dB
V
+
= 1.35V to 1.65V
V
−
= −1.35V to −1.65V
V
CM
= 0
70
0.0
3.0
60
3
R
L
= 2 kΩ
V
O
Output Swing
R
L
= 10 kΩ
I
S
SR
GBW
Supply Current
Slew Rate (Note 8)
Gain-Bandwidth Product
2.45
0.25
2.68
0.025
0.5
0.7
0.6
2.15
0.5
2.64
0.06
0.81
0.95
2.15
0.5
2.64
0.06
0.81
0.95
2.15
0.5
2.64
0.06
0.81
0.95
55
0.0
2.7
50
50
0.0
2.7
45
50
0.0
2.7
45
64
32
64
32
1000
2000
LMC7101AI LMC7101BI LMC7101Q
Limit
Limit
Limit
(Note 6)
(Note 6)
(Notes 6, 10)
6
9
9
Units
mV max
μV/°C
pA max
pA max
Tera
Ω
dB min
V min
V max
dB min
pF
V min
V max
V min
V max
mA max
V/μs
MHz
Input Offset Voltage Average Drift V
+
= 2.7V
Input Offset Voltage
Input Bias Current
Input Offset Current
Input Resistance
Common-Mode Rejection Ratio
Input Common Mode Voltage
Range
Power Supply Rejection Ratio
Common-Mode Input Capacitance
PSRR
C
IN
www.national.com
2