欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS90CR285MTD 参数 Datasheet PDF下载

DS90CR285MTD图片预览
型号: DS90CR285MTD
PDF下载: 下载PDF文件 查看货源
内容描述: + 3.3V上升沿数据选通LVDS 28位通道链接-66 MHz的 [+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
文件页数/大小: 16 页 / 319 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号DS90CR285MTD的Datasheet PDF文件第2页浏览型号DS90CR285MTD的Datasheet PDF文件第3页浏览型号DS90CR285MTD的Datasheet PDF文件第4页浏览型号DS90CR285MTD的Datasheet PDF文件第5页浏览型号DS90CR285MTD的Datasheet PDF文件第6页浏览型号DS90CR285MTD的Datasheet PDF文件第7页浏览型号DS90CR285MTD的Datasheet PDF文件第8页浏览型号DS90CR285MTD的Datasheet PDF文件第9页  
DS90CR285/DS90CR286 +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz
March 1999
DS90CR285/DS90CR286
+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel
Link-66 MHz
General Description
The DS90CR285 transmitter converts 28 bits of CMOS/TTL
data into four LVDS (Low Voltage Differential Signaling) data
streams. A phase-locked transmit clock is transmitted in par-
allel with the data streams over a fifth LVDS link. Every cycle
of the transmit clock 28 bits of input data are sampled and
transmitted. The DS90CR286 receiver converts the LVDS
data streams back into 28 bits of CMOS/TTL data. At a trans-
mit clock frequency of 66 MHz, 28 bits of TTL data are trans-
mitted at a rate of 462 Mbps per LVDS data channel. Using
a 66 MHz clock, the data throughput is 1.848 Gbit/s (231
Mbytes/s).
The multiplexing of the data lines provides a substantial
cable reduction. Long distance parallel single-ended buses
typically require a ground wire per active signal (and have
very limited noise rejection capability). Thus, for a 28-bit wide
data and one clock, up to 58 conductors are required. With
the Channel Link chipset as few as 11 conductors (4 data
pairs, 1 clock pair and a minimum of one ground) are
needed. This provides a 80% reduction in required cable
width, which provides a system cost savings, reduces con-
nector physical size and cost, and reduces shielding require-
ments due to the cables’ smaller form factor.
The 28 CMOS/TTL inputs can support a variety of signal
combinations. For example, seven 4-bit nibbles or three 9-bit
(byte + parity) and 1 control.
Features
n
n
n
n
n
n
n
n
n
n
n
n
n
n
Single +3.3V supply
Chipset (Tx + Rx) power consumption
<
250 mW (typ)
Power-down mode (
<
0.5 mW total)
Up to 231 Megabytes/sec bandwidth
Up to 1.848 Gbps data throughput
Narrow bus reduces cable size
290 mV swing LVDS devices for low EMI
+1V common mode range (around +1.2V)
PLL requires no external components
Low profile 56-lead TSSOP package
Rising edge data strobe
Compatible with TIA/EIA-644 LVDS standard
ESD Rating
>
7 kV
Operating Temperature: −40˚C to +85˚C
Block Diagrams
DS90CR285
DS90CR286
DS012910-1
DS012910-27
Order Number DS90CR285MTD
See NS Package Number MTD56
Order Number DS90CR286MTD
See NS Package Number MTD56
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation
DS012910
www.national.com