欢迎访问ic37.com |
会员登录 免费注册
发布采购

CRCW08052101F 参数 Datasheet PDF下载

CRCW08052101F图片预览
型号: CRCW08052101F
PDF下载: 下载PDF文件 查看货源
内容描述: 同步降压控制器具有预偏置启动和可选时钟同步 [Synchronous Buck Controller with Pre-bias Startup, and Optional Clock Synchronization]
分类和应用: 控制器时钟
文件页数/大小: 23 页 / 1006 K
品牌: NSC [ National Semiconductor ]
 浏览型号CRCW08052101F的Datasheet PDF文件第4页浏览型号CRCW08052101F的Datasheet PDF文件第5页浏览型号CRCW08052101F的Datasheet PDF文件第6页浏览型号CRCW08052101F的Datasheet PDF文件第7页浏览型号CRCW08052101F的Datasheet PDF文件第9页浏览型号CRCW08052101F的Datasheet PDF文件第10页浏览型号CRCW08052101F的Datasheet PDF文件第11页浏览型号CRCW08052101F的Datasheet PDF文件第12页  
Block Diagram  
20150903  
Application Information  
The LM2747 is a voltage-mode, high-speed synchronous  
buck regulator with a PWM control scheme. It is designed for  
use in set-top boxes, thin clients, DSL/Cable modems, and  
other applications that require high efficiency buck convert-  
ers. It has output shutdown (SD), input undervoltage lock-out  
(UVLO) mode and power good (PWGD) flag (based on  
overvoltage and undervoltage detection). The overvoltage  
and undervoltage signals are OR-gated to drive the power  
good signal and provide a logic signal to the system if the  
output voltage goes out of regulation. Current limit is  
achieved by sensing the voltage VDS across the low side  
MOSFET. The LM2747 is also able to start-up with the  
output pre-biased with a load and allows for the switching  
frequency to be synchronized with an external clock source.  
Where CSS is in µF and tSS is in ms.  
During soft start the Power Good flag is forced low and it is  
released when the FB pin voltage reaches 70% of 0.6V. At  
this point the chip enters normal operation mode, and the  
output overvoltage and undervoltage monitoring starts.  
SETTING THE OUTPUT VOLTAGE  
The LM2747 regulates the output voltage by controlling the  
duty cycle of the high side and low side MOSFETs (see  
Typical Application Circuit).The equation governing output  
voltage is:  
START UP/SOFT-START  
When VCC exceeds 2.79V and the shutdown pin (SD) sees  
a logic high, the soft-start period begins. Then an internal,  
fixed 10 µA source begins charging the soft-start capacitor.  
During soft-start the voltage on the soft-start capacitor CSS is  
connected internally to the non-inverting input of the error  
amplifier. The soft-start period lasts until the voltage on the  
soft-start capacitor exceeds the LM2747 reference voltage  
of 0.6V. At this point the reference voltage takes over at the  
non-inverting error amplifier input. The capacitance of CSS  
determines the length of the soft-start period, and can be  
approximated by:  
SETTING THE SWITCHING FREQUENCY  
During fixed-frequency mode of operation the PWM fre-  
quency is adjustable between 50 kHz and 1 MHz and is set  
by an external resistor, RFADJ, between the FREQ/SYNC pin  
and ground. The resistance needed for a desired frequency  
www.national.com  
8
 复制成功!