Processor Programming (Continued)
Logical Address
Segment Selector
INDEX
15
0
INSTRUCTION OFFSET
Logical
Address
x 16
+
p
Segment
Base
Address
Linear
Address
Physical
Address
p= Paging Mechanism for Virtual 8086 Mode only
Main Memory
Real and Virtual 8086 Modes
Logical Address
Segment Selector
15
3
2
1
0
INSTRUCTION OFFSET
INDEX
TI RPL
Segment Descriptor
p
x 8
+
Segment
Base
Address
Linear
Address
Physical
Address
p = Paging Mechanism
GDT or LDT Descriptor Table
Main Memory
Protective Mode
Figure 3-6. Selector Mechanisms
www.national.com
64
Revision 3.1