欢迎访问ic37.com |
会员登录 免费注册
发布采购

30151-33 参数 Datasheet PDF下载

30151-33图片预览
型号: 30151-33
PDF下载: 下载PDF文件 查看货源
内容描述: 的Geode ™ GXM处理器与MMX支持集成的x86解决方案 [Geode⑩ GXm Processor Integrated x86 Solution with MMX Support]
分类和应用:
文件页数/大小: 244 页 / 4221 K
品牌: NSC [ National Semiconductor ]
 浏览型号30151-33的Datasheet PDF文件第51页浏览型号30151-33的Datasheet PDF文件第52页浏览型号30151-33的Datasheet PDF文件第53页浏览型号30151-33的Datasheet PDF文件第54页浏览型号30151-33的Datasheet PDF文件第56页浏览型号30151-33的Datasheet PDF文件第57页浏览型号30151-33的Datasheet PDF文件第58页浏览型号30151-33的Datasheet PDF文件第59页  
Processor Programming (Continued)  
Table 3-15. TR7-TR6 Bit Definitions  
Bit  
Name  
Description  
TR7 Register  
TLB Test Data Register (R/W)  
31:12  
Physical  
Address  
Physical Address:  
TLB lookup: Data field from the TLB.  
TLB write: Data field written into the TLB.  
11:10  
9:7  
RSVD  
Reserved: Set to 0.  
TLB LRU  
LRU Bits:  
TLB lookup: LRU bits associated with the TLB entry before the TLB lookup.  
TLB write: Ignored.  
4
PL  
PL Bit:  
TLB lookup: If PL = 1, read hit occurred. If PL = 0, read miss occurred.  
TLB write: If PL = 1, REP field is used to select the set. If PL = 0, the pseudo-LRU replacement algorithm  
is used to select the set.  
3:2  
REP  
Set Selection:  
TLB lookup: If PL = 1, this field indicates the set in which the tag was found. If PL = 0, undefined data.  
TLB write: If PL = 1, this field selects one of the four sets for replacement. If PL = 0, ignored.  
Reserved: Set to 0.  
1:0  
RSVD  
TR6 Register  
31:12  
TLB Test Control Register (R/W)  
Linear Address:  
Linear  
Address  
TLB lookup: The TLB is interrogated per this address. If one and only one match occurs in the TLB, the  
rest of the fields in TR6 and TR7 are updated per the matching TLB entry.  
TLB write: A TLB entry is allocated to this linear address.  
Valid Bit:  
11  
V
TLB write: If V = 1, the TLB entry contains valid data. If V = 0, target entry is invalidated.  
10:9  
8:7  
6:5  
D, D#  
U, U#  
R, R#  
Dirty Attribute Bit and its Complement (D, D#)  
User/Supervisor Attribute Bit and its Complement (U, U#)  
Read/Write Attribute Bit and its Complement (R, R#)  
Effect on TLB Lookup  
Effect on TLB Write  
00 =  
01 =  
10 =  
11 =  
Do not match  
Undefined  
Clear the bit  
Set the bit  
Undefined  
Match if D, U, or R bit is a 0  
Match if D, U, or R bit is a 1  
Match if D, U, or R bit is either a 1 or 0  
4:1  
0
RSVD  
C
Reserved: Set to 0.  
Command Bit:  
If C = 1: TLB lookup.  
If C = 0: TLB write.  
Revision 3.1  
55  
www.national.com  
 复制成功!