Logic Diagram
DS100300-5
Truth Tables
Synchronous Operation
(Each Flip-Flop)
Inputs
D
n
L
H
L
H
X
X
X
CP
n
N
N
Asynchronous Operation
(Each Flip-Flop)
Inputs
D
n
Outputs
MS
SD
n
L
L
L
L
L
L
L
MR
CD
n
L
L
L
L
L
L
L
L
H
L
H
Qn(t)
Qn(t)
Qn(t)
Q
n
(t + 1)
X
X
X
X
X
X
X
X
X
CP
n
CP
C
MS
SD
n
H
L
H
MR
CD
n
L
H
H
H
L
U
Outputs
Q
n
(t + 1)
CP
C
L
L
N
N
L
L
L
H
X
L
X
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
U = Undefined
t = Time before CP Positive Transition
t + 1 = Time after CP Positive Transition
N
= LOW to HIGH Transition
www.national.com
2