NJG1707PG1
n
TERMINAL INFORMATION
PIN NO.
SYMBOL
CTL1
DESCRIPTIONS
4
5
6
Control signal input terminal of high impedance C-MOS logic. Logic level: High; more
than +2V, Low; 0~+0.6V. Please connect to GND or VDD with 100kW if potential is
open or uncertain.
CTL2
CTL3
Negative supply terminal. Negative voltage of -3.5~-2.0V must be supplied on Tx
mode. This terminal is isolated on Rx mode, so open or –2.5~0V condition can be
used. Please connect bypass capacitor with GND to keep RF performance.
Positive supply terminal. The voltage of this terminal should be supplied before or
same time with other DC supplying terminals (CTL1~3, VSS). The bias voltage should
be +2.7~+5.0V. Please connect bypass capacitor with GND to keep RF performance.
RF port for Rx signal. A DC cut capacitor (56pF~100pF) is required to block VDD
voltage.
7
9
VSS
VDD
11
13
15
17
19
21
23
25
EXT2
EXT1
TX
RF port for Tx/Rx signal. A DC cut capacitor (56pF~100pF) is required to block VDD
voltage.
Tx power input terminal. A DC cut capacitor is required to block VDD voltage, and also
an external matching circuit is required to improve VSWR(See Application circuit).
A termination terminal for ANT1 in case ANT2 is in use. The influence of ANT1
against ANT2 is reduced. A DC cut capacitor (10pF) is required to block VDD voltage.
RF port for Tx/Rx signal. A DC cut capacitor (56pF~100pF) is required to block VDD
voltage.
Rx output terminal. A DC cut capacitor is required to block VDD voltage, and also an
external matching circuit is required to improve VSWR(See Application circuit).
RF port for Rx signal. A DC cut capacitor (56pF~100pF) is required to block VDD
voltage.
TER2
ANT1
RX
ANT2
TER1
A termination terminal for ANT2 in case ANT1 is in use. The influence of ANT2
against ANT1 is reduced. A DC cut capacitor (10pF) is required to block VDD voltage.
Ground terminal of LNA. Please place ground plane close to this pin for good RF
performance.
26,27
28
GND(LNA)
LNAIN
LNA input terminal. An external matching circuit is required.
LNA output terminal. An external matching circuit with LNA biasing element L3, L4 as
in application circuit is required.
30
LNAOUT
Bypass capacitor terminal of LNA. Please place C9 as in application circuit close to
this terminal.
31
EXTCAP
GND
1,2,3,8,10,
12,14,16,1
8,20,22,24,
29,32
Ground terminal. Please connect to ground plane as close as possible for good RF
performance.
n
TRUTH TABLE
”H”=VCTL (H), ”L”=VCTL (L), ”X”=H or L
CONTROL INPUT
Tx/Rx Diversity IN/OUT
CONTROL OUTPUT
ROUTE
SW1 SW2 SW3 SW4 SW5 SW6 SW7 SW8 SW9
CTL1
CTL2
CTL3
Tx-ANT1
Tx-EXT1
H
H
L
L
L
L
X
X
L
H
L
OFF OFF OFF ON ON OFF OFF OFF ON
OFF OFF ON OFF ON ON ON OFF OFF
OFF OFF ON OFF ON OFF ON ON ON
ON OFF OFF OFF OFF ON ON ON ON
OFF OFF OFF ON ON ON OFF ON OFF
OFF ON OFF OFF ON ON ON ON ON
Rx-ANT1
Rx-ANT2
Rx-EXT1
Rx-EXT2
H
H
L
H
L
H
L
- 5 -
NJRC [ NEW JAPAN RADIO ]
