NJG1509F
n
TEST CIRCUIT
VCTR2 (2.7V/0V)
Zo=50W
4
5
6
3
2
P2
P1
C4
C2
Zo=50W
PC
R1
C3
Zo=50W
1
VCTR1 (0V/2.7V)
C1
C5
NJG1509F
n
RECOMMENDED PCB DESIGN
(TOP VIEW)
PC
VCTR2
VCTR1
R1
C3
PCB SIZE=19.4x14.0mm
PCB: FR-4, t=0.5mm
CAPACITOR: size 1005
STRIP LINE WIDTH=1mm
C1~C3: 56pF
C4
C5
P2
P1
C2
C1
C4, C5: 10pF
R1: 510KW
Precaution
[1]External capacitors should be connected to the input and output RF terminals (P1,
P2, PC) to block the DC current. The above example is a circuit at 900MHz. Please
select the capacitors value suitable for actual frequency from 10pF to 1000pF.
[2]Decoupling capacitors should be connected to the control terminals (VCTR1, VCTR2
)
as close as possible. The values of these capacitors should be selected from 5pF
to 100pF range. Please consider that these values are very effective to switching
time (Larger capacitor gives longer switching time).
[3]In order to keep good isolation characteristics, the grand terminal (5pin) should be
connected to the ground pattern with wide width as close as possible, and
though-hole in the ground plane should also be placed as close as possible.
- 12 -