74HC164-Q100; 74HCT164-Q100
Nexperia
8-bit serial-in, parallel-out shift register
Table 7.
Dynamic characteristics …continued
GND = 0 V; tr = tf = 6 ns; CL = 50 pF; test circuit, see Figure 10; unless otherwise specified
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
trec
recovery time MR to CP; see Figure 8
VCC = 2.0 V
60
12
10
17
6
-
-
-
75
15
13
-
-
-
90
18
15
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
5
tsu
set-up time
hold time
DSA, and DSB to CP;
see Figure 9
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
60
12
10
8
3
2
-
-
-
75
15
13
-
-
-
90
18
15
-
-
-
ns
ns
ns
th
DSA, and DSB to CP;
see Figure 9
VCC = 2.0 V
VCC = 4.5 V
+4
+4
+4
6
2
2
-
-
-
4
4
4
-
-
-
4
4
4
-
-
-
ns
ns
ns
VCC = 6.0 V
fmax
maximum
frequency
for Cp, see Figure 7
VCC = 2.0 V
6
30
-
23
71
78
85
40
-
-
-
-
-
5
24
-
-
-
-
-
-
4
20
-
-
-
-
-
-
MHz
MHz
MHz
MHz
pF
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
35
-
28
-
24
-
[3]
[1]
CPD
power
per package;
VI = GND to VCC
dissipation
capacitance
74HCT164-Q100
tpd
propagation
delay
CP to Qn; see Figure 7
VCC = 4.5 V
-
-
17
14
36
-
-
-
45
-
-
-
54
-
ns
ns
VCC = 5.0 V; CL = 15 pF
tPHL
HIGH to LOW MR to Qn; see Figure 8
propagation
delay
VCC = 4.5 V
-
-
19
16
38
-
-
-
48
-
-
-
57
-
ns
ns
VCC = 5.0 V; CL = 15 pF
[2]
tt
transition time see Figure 7
VCC = 4.5 V
-
7
15
-
19
-
22
ns
tW
pulse width
CP HIGH or LOW;
see Figure 7
VCC = 4.5 V
18
18
16
7
10
7
-
-
-
23
23
20
-
-
-
27
27
24
-
-
-
ns
ns
ns
MR LOW; see Figure 8
VCC = 4.5 V
trec
recovery time MR to CP; see Figure 8
VCC = 4.5 V
tsu
set-up time
DSA, and DSB to CP;
see Figure 9
VCC = 4.5 V
12
6
-
15
-
18
-
ns
74HC_HCT164_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 16 August 2013
8 of 18
NEXPERIA [ Nexperia ]
