N64T1618CBB
Advance Information
NanoAmp Solutions, Inc.
Figure 9. Refresh Collision during READ Operation*
CLK
Valid
A0-A21
Address
ADV#
CE#
OE#
WE#
UB#/LB#
WAIT
D[0]
D[1]
D[2]
D[3]
DON’T CARE
I/O 0-15
UNDEFINED
Wait states inserted to allow Refresh completion
Figure 10. Refresh Collision during WRITE Operation*
CLK
Valid
Address
A0-A21
ADV#
CE#
OE#
WE#
UB#/LB#
WAIT
D[0]
D[1]
D[2]
D[3]
I/O 0-15
DON’T CARE
Wait states inserted to allow Refresh completion
*Non-default BCR settings: Latency Code 2 (3 clocks); WAIT active LOW; WAIT asserted during delay.
Stock No. 23310-H 1/05
This is an ADVANCE DATASHEET and subject to change without notice.
10
NANOAMP [ NANOAMP SOLUTIONS, INC. ]
