欢迎访问ic37.com |
会员登录 免费注册
发布采购

N256S0818HDAS2-20 参数 Datasheet PDF下载

N256S0818HDAS2-20图片预览
型号: N256S0818HDAS2-20
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 16KX16, CMOS, PDSO8]
分类和应用: 时钟静态存储器光电二极管内存集成电路
文件页数/大小: 15 页 / 335 K
品牌: NANOAMP [ NANOAMP SOLUTIONS, INC. ]
 浏览型号N256S0818HDAS2-20的Datasheet PDF文件第1页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第2页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第3页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第5页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第6页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第7页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第8页浏览型号N256S0818HDAS2-20的Datasheet PDF文件第9页  
N256S0818HDA/N256S0830HDA  
NanoAmp Solutions, Inc.  
Timing Test Conditions  
Item  
0.1VCC to 0.9 VCC  
Input Pulse Level  
Input Rise and Fall Time  
Input and Output Timing Reference Levels  
Output Load  
5ns  
0.5 VCC  
CL = 100pF  
-40 to +85 oC  
Operating Temperature  
Timing  
1.8V Device  
Min. Max.  
3V Device  
Item  
Symbol  
Units  
Min.  
Max.  
fCLK  
tR  
Clock Frequency  
Clock Rise Time  
Clock Fall Time  
Clock High Time  
Clock Low Time  
Clock Delay Time  
Clock Enable Time  
CS Setup Time  
CS Hold Time  
20  
2
25  
2
MHz  
us  
us  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tF  
2
2
tHI  
25  
25  
25  
25  
25  
50  
25  
10  
10  
20  
20  
20  
20  
20  
40  
20  
10  
10  
tLO  
tCLD  
tCLE  
tCSS  
tCSH  
tCSD  
tSU  
tHD  
tV  
CS Disable Time  
Data Setup Time  
Data Hold Time  
Output Valid From Clock Low  
Output Hold Time  
25  
20  
20  
15  
tHO  
tDIS  
tHS  
tHH  
tHZ  
tHV  
0
0
Output Disable Time  
HOLD Setup Time  
10  
10  
10  
10  
10  
10  
HOLD Hold Time  
HOLD Low to Output High-Z  
HOLD High to Output Valid  
50  
40  
4
This is a developmental specification and is subject to change without notice.