欢迎访问ic37.com |
会员登录 免费注册
发布采购

N16D1633LPAC-60C 参数 Datasheet PDF下载

N16D1633LPAC-60C图片预览
型号: N16D1633LPAC-60C
PDF下载: 下载PDF文件 查看货源
内容描述: [DRAM]
分类和应用: 动态存储器
文件页数/大小: 26 页 / 582 K
品牌: NANOAMP [ NANOAMP SOLUTIONS, INC. ]
 浏览型号N16D1633LPAC-60C的Datasheet PDF文件第3页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第4页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第5页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第6页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第8页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第9页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第10页浏览型号N16D1633LPAC-60C的Datasheet PDF文件第11页  
N16D1633LPA
NanoAmp Solutions, Inc.
Figure 5: Mode Register Definition
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Bus
Advance Information
11
0
10
0
9
WB
0
8
0
7
6
5
4
BT
3
2
1
0
Mode Register (Mx)
CAS Latency
Burst Length
M9
0
1
Write Burst Mode
Burst Read and Burst Write
Burst Read and Single Write
M6
0
0
0
0
1
1
1
1
M5
0
0
1
1
0
0
1
1
M4
0
1
0
1
0
1
0
1
CAS Latency
Reserved
1
2
3
Reserved
Reserved
Reserved
Reserved
M3
0
1
Burst Type
Sequential
Interleave
M2
0
0
0
0
1
1
1
1
M1
0
0
1
1
0
0
1
1
M0
0
1
0
1
0
1
0
1
Burst Length
M3 = 0
1
2
4
8
Reserved
Reserved
Reserved
Full Page
M3 = 1
1
2
4
8
Reserved
Reserved
Reserved
Reserved
Note: M11(A11) must be sest to “0” to select mode Register (vs. the Extend Mode Register)
Burst Type
Accesses within a given burst may be programmed to be
either sequential or interleaved; this is referred to as the
burst type and is selected via bit M3. The ordering of
accesses within a burst is determined by the burst
length, the burst type and the starting column address,
as shown in Table 3 .
Note :
1. For full-page accesses: y = 256
2. For a burst length of two, A1-A7 select the block-of-
two burst; A0 selects the starting column within the
block.
3. For a burst length of four, A2-A7 select the block-of-
four burst; A0-A1 select the starting column within the
block.
4. For a burst length of eight, A3-A7 select the block-of-
eight burst; A0-A2 select the starting column within the
block.
5. For a full-page burst, the full row is selected and A0-
A7 select the starting column.
6. Whenever a boundary of the block is reached within a
given sequence above, the following access wraps
within the block.
7. For a burst length of one, A0-A7 select the unique
column to be accessed, and mode register bit M3 is
ignored.
Table 3: Burst Definition
Burst
Length
Starting Column
Address
A2
A1
A0
Order of Access Within a Burst
Sequential
0-1
1-0
0-1-2-3
1-2-3-0
2-3-0-1
3-0-1-2
0-1-2-3-4-5-6-7
1-2-3-4-5-6-7-0
2-3-4-5-6-7-0-1
3-4-5-6-7-0-1-2
4-5-6-7-0-1-2-3
5-6-7-0-1-2-3-4
6-7-0-1-2-3-4-5
7-0-1-2-3-4-5-6
C
n
, C
n+1
. C
n+2
,
C
n+3
, C
n+4
…C
n-1
, C
n
...
Interleave
0-1
1-0
0-1-2-3
1-0-3-2
2-3-0-1
3-2-1-0
0-1-2-3-4-5-6-7
1-0-3-2-5-4-7-6
2-3-0-1-6-7-4-5
3-2-1-0-7-6-5-4
4-5-6-7-0-1-2-3
5-4-7-6-1-0-3-2
6-7-4-5-2-3-0-1
7-6-5-4-3-2-1-0
Not Supported
2
0
4
0
1
1
0
0
0
8
0
1
1
1
1
Full
Page
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
N=A0~7
(Location 0-256)
Stock No. 23395- Rev I 5/05
The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.
7