08$$ꢁ5RXWLQJꢁ&Rꢉ3URꢀHVVRUꢁꢂ5&3ꢇꢁ)DPLO\
7LPLQJꢁ'LDJUDPV
Wꢉꢄ
Wꢉꢃ
Wꢉꢇ
Wꢉꢆ
Wꢉꢀ
Wꢉꢂ
Wꢉꢈ
Wꢉꢅ
ꢀ3&6
Wꢀꢈ
Wꢉꢉ
Wꢀꢇ
352&'ꢁꢂꢃꢄꢅꢆꢇꢁUHDGꢆ
352&$ꢁꢈꢄꢅꢆ
5ꢀ:ꢇꢁUHDGꢆ
Wꢉꢁ
352&5($'<
352&'ꢁꢂꢃꢄꢅꢆꢇꢁZULWHꢆ
5ꢀ:ꢇꢁZULWHꢆ
&/.
)LJXUHꢀꢊꢈꢀ3URꢁHVVRUꢀ3RUWꢀ&\ꢁOH
7DEOHꢀꢐꢈꢀ3URꢁHVVRUꢀ3RUWꢀ&\ꢁOH
ꢋꢀꢄꢅ
ꢋꢀꢉꢅ
1Rꢆ
Wꢄꢐ
Wꢄꢏ
Wꢊꢆ
Wꢊꢄ
Wꢊꢊ
Wꢊꢃ
Wꢊꢌ
Wꢊꢑ
Wꢊꢋ
Wꢊꢍ
Wꢊꢐ
Wꢊꢏ
Wꢃꢆ
1DPH
W6/'4;
W6+'4=
W5:96/
W6/5:;
W&+'49
W'496+
W6+'4;
W&+35+
W$96/
0LQꢆ
0D[ꢆ
0LQꢆ
0D[ꢆ
&RPPHQWꢀ
Wꢄꢋ
Wꢄꢋ
ꢈ3&6ꢁ/2:ꢁWRꢁ352&'ꢁDꢀWLYHꢁ
ꢈ3&6ꢁ+,*+ꢁWRꢁ352&'ꢁ+,ꢉ=ꢁ
5ꢈ:ꢁVHWXSꢁWRꢁꢈ3&6ꢁ/2:
ꢐ
ꢄꢊ
ꢄꢐ
ꢄꢊ
ꢃ
ꢃ
ꢌ
ꢌ
ꢈ3&6ꢁ/2:ꢁWRꢁ5ꢈ:ꢁKROGꢁ
ꢄꢑ
ꢄꢆ
&/.ꢁWRꢁ352&'ꢁYDOLGꢁꢂUHDGꢇꢁ
352&'ꢁVHWXSꢁWRꢁꢈ3&6ꢁ+,*+ꢁꢂZULWHꢇꢁ
ꢈ3&6ꢁ+,*+ꢁWRꢁ352&'ꢁKROGꢁꢂZULWHꢇ
&/.ꢁ+,*+ꢁWRꢁ352&5($'<ꢁYDOLG
352&$ꢁVHWXSꢁWRꢁꢈ3&6ꢁ/2:
ꢈ3&6ꢁ/2:ꢁWRꢁ352&$ꢁKROGꢁ
ꢈ3&6ꢁ/2:ꢁWRꢁ352&5($'<ꢁ+,*+
ꢈ3&6ꢁ+,*+ꢁWRꢁ352&5($'<ꢁ/2:
&/.ꢁ+,*+ꢁWRꢁ,17ꢁYDOLG
ꢑ
ꢃ
ꢐ
ꢑ
ꢑ
ꢃ
ꢍ
ꢌ
W6/$;
W6/35+
W6+35/
W&+,9
1[Wꢄꢋꢎ
ꢌ[Wꢄꢋꢎ
ꢄꢆ
1[Wꢄꢋꢎ
ꢌ[Wꢄꢋꢎ
ꢄꢊ
Notes: *
N = 3 for all write operations
N = 6 for all register read operations
N = 10 for read LQUEUE operations
N = 11 for read AQUEUE operations
Assumes no Sync port activity to core on previous processor port core operation pending completion. Depending on Sync port activity (auto-age
events and processor port priority setting), processor port operations may be extended.
ꢃꢊ
5HYꢆꢀꢇ
MUSIC [ MUSIC SEMICONDUCTORS ]
