08ꢀ&ꢁꢂꢃꢁ/ꢄ4XDGꢄꢅꢆꢇꢅꢆꢆ0Eꢄ(WKHUQHWꢄ)LOWHUꢄ,QWHUIDꢈH
7LPLQJꢄ'LDJUDPV
7LPLQJꢀ'DWDꢀIRUꢀ7DJꢀ3RUWVꢀ73B'9ꢀDQGꢀ73B6'
1Rꢇ
ꢃꢆ
ꢃꢅ
ꢃꢑ
ꢃꢂ
6\PERO
3DUDPHWHUꢀ>QV?
0LQꢇ
0D[ꢇ
1RWHV
W5&-72+
W5&+76+
W5&+7'/
W5&+76/
'HOD\ꢄ5;B&/.ꢄ+,*+ꢄWRꢄ73B'9ꢄ+,*+
'HOD\ꢄ5;B&/.ꢄ+,*+ꢄWRꢄ73B6'ꢄ+,*+
'HOD\ꢄ5;B&/.ꢄ+,*+ꢄWRꢄ73B'9ꢄ/2:
'HOD\ꢄ5;B&/.ꢄ+,*+ꢄWRꢄ73B6'ꢄ/2:
ꢆ
ꢆ
ꢆ
ꢆ
ꢑꢆ
ꢑꢆ
ꢑꢆ
ꢑꢆ
5;B&/.
ꢂꢆ
ꢂꢅ
ꢂꢀ
73B'9
73B6'
ꢂꢇ
%,7ꢂ
%,7ꢁ
%,7ꢇ
%,7ꢆ
%,7ꢀ
%,7ꢅ
ꢈ06%ꢉ
ꢈ/6%ꢉ
7LPLQJꢀ'DWDꢀIRUꢀ/$1&$0ꢀ,QWHUIDꢂH
6ZLWꢂKLQJꢀ&KDUDꢂWHULVWLꢂV
/$1&$0ꢀ&RPSDUHꢀ&\ꢂOHꢀ7LPH
ꢎꢆꢀQV
7\S
ꢈꢆꢀQV
ꢅꢄꢆꢀQV
1Rꢇ
6\PERO
3DUDPHWHU
7\S
7\S
1RWHV
ꢅ
W(/(/
&KLSꢄ(QDEOHꢄ&RPSDUHꢄ&\ꢈOHꢄ7LPH
&KLSꢄ(QDEOHꢄ/2:ꢄ3XOVHꢄ:LGWK
&KLSꢄ(QDEOHꢄ+,*+ꢄ3XOVHꢄ:LGWK
ꢌꢖ6<6&/.
ꢅꢖ6<6&/.
ꢑꢖ6<6&/.
ꢂꢖ6<6&/.
ꢅꢖ6<6&/.
ꢒꢖ6<6&/.
ꢂꢖ6<6&/.
ꢁꢖ6<6&/.
ꢑꢖ6<6&/.
ꢂꢖ6<6&/.
ꢒꢖ6<6&/.
ꢅꢖ6<6&/.
ꢒꢖ6<6&/.
ꢒꢖ6<6&/.
ꢁꢖ6<6&/.
ꢑꢖ6<6&/.
ꢒꢖ6<6&/.
ꢃꢖ6<6&/.
ꢅꢖ6<6&/.
ꢒꢖ6<6&/.
ꢃꢖ6<6&/.
ꢅ
6KRUWꢄ&\ꢈOH
0HGLXPꢄ&\ꢈOH
/RQJꢄ&\ꢈOH
ꢅꢐꢑ
ꢑ
W(/(+
ꢂ
ꢒ
ꢃ
W(+(/
W(+(/&
W(/49
ꢅ
ꢅ
&KLSꢄ(QDEOHꢄ+,*+ꢄ3XOVHꢄ:LGWKꢄꢍ&RPSDUHꢎ
&KLSꢄ(QDEOHꢄ/2:ꢄWRꢄ'4ꢄ%XVꢄ9$/,'ꢄꢍ5HDGꢎ
ꢅꢐꢂ
$OO
1Rꢇ
6\PERO
W.+(/
3DUDPHWHUꢀ>DOOꢀWLPHVꢀLQꢀQDQRVHꢂRQGV?
0LQꢇ
ꢃ
0D[ꢇ
ꢅꢀ
1RWHV
ꢊ
ꢌ
6<6&/.ꢄ+,*+ꢄWRꢄ&KLSꢄ(QDEOHꢄ/2:ꢄ'HOD\ꢄ7LPH
6<6&/.ꢄ+,*+ꢄWRꢄ&KLSꢄ(QDEOHꢄ+,*+ꢄ'HOD\ꢄ7LPH
6<6&/.ꢄ+,*+ꢄWRꢄ&$0ꢄ&RQWUROVꢄ,19$/,'ꢄ'HOD\ꢄ7LPH
6<6&/.ꢄ+,*+ꢄWRꢄ&$0ꢄ&RQWUROVꢄ9$/,'ꢄ'HOD\ꢄ7LPH
6<6&/.ꢄ+,*+ꢄWRꢄ'4ꢄ%XVꢄ9$/,'ꢄ'HOD\ꢄ7LPH
6<6&/.ꢄ+,*+ꢄWRꢄ'4ꢄ%XVꢄ,19$/,'ꢄ'HOD\ꢄ7LPH
)XOOꢄ,QSXWꢄ9$/,'ꢄWRꢄ6<6&/.ꢄ+,*+ꢄ6HWXSꢄ7LPHꢄ
0$7&+ꢄ,QSXWꢄ9$/,'ꢄWRꢄ6<6&/.ꢄ+,*+ꢄ6HWXSꢄ7LPH
W.+(+
W.+*;
W.+*9
W.+49
W.+4;
W),9.+
W0,9.+
ꢃ
ꢅꢀ
ꢁ
ꢃ
ꢅꢀ
ꢒ
ꢒ
ꢀ
ꢃ
ꢅꢀ
ꢅꢆ
ꢃ
ꢅꢀ
ꢅꢅ
ꢃ
ꢅꢀ
ꢅꢑ
ꢅꢆ
ꢅꢆ
ꢅꢀ
ꢃ
ꢊ
ꢅꢂ
ꢅꢀ
Notes:
1.
2.
3.
The MU9C8358L LANCAM interface must be configured to accept the speed grade of the LANCAM being used. Once it is configured for the
appropriate speed grade (70 ns, 90 ns, or 120 ns) the cycle time will vary accordingly.
The MU9C8358L contains built-in routines that include LANCAM short, medium, or long cycles. The cycle will vary depending upon what
LANCAM cycle is being performed by the MU9C8358L.
A LANCAM read cycle initiated by the MU9C8358L could be to the internal memory array or to the LANCAM registers. The timing specified
meets the requirements to successfully read from either source.
4.
5.
6.
CAM Control signals are /CM, /W, and /EC.
The /FI input is latched by the MU9C8358L on every rising edge of SYSCLK.
The LANCAM interface is designed to work properly with up to four LANCAMs.
ꢊꢆ
5HYꢇꢀꢄ
MUSIC [ MUSIC SEMICONDUCTORS ]
