欢迎访问ic37.com |
会员登录 免费注册
发布采购

MU9C4480L-90DC 参数 Datasheet PDF下载

MU9C4480L-90DC图片预览
型号: MU9C4480L-90DC
PDF下载: 下载PDF文件 查看货源
内容描述: LANCAM A / L系列 [LANCAM A/L series]
分类和应用: 局域网
文件页数/大小: 32 页 / 332 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MU9C4480L-90DC的Datasheet PDF文件第1页浏览型号MU9C4480L-90DC的Datasheet PDF文件第2页浏览型号MU9C4480L-90DC的Datasheet PDF文件第4页浏览型号MU9C4480L-90DC的Datasheet PDF文件第5页浏览型号MU9C4480L-90DC的Datasheet PDF文件第6页浏览型号MU9C4480L-90DC的Datasheet PDF文件第7页浏览型号MU9C4480L-90DC的Datasheet PDF文件第8页浏览型号MU9C4480L-90DC的Datasheet PDF文件第9页  
Pin Descriptions  
LANCAM A/L series (not recommended for new designs)  
PIN DESCRIPTIONS  
Note: All signals are implemented in CMOS technology with TTL levels. Signal names that start with a slash (“/”) are active LOW.  
Inputs should never be left floating. The CAM architecture draws large currents during compare operations, mandating the use of good  
layout and bypassing techniques. Refer to the DC Electrical Characteristics on page 26 for more information.  
/E (Chip Enable, Input, TTL)  
The /E input enables the device while LOW. The falling  
edge registers the control signals /W, /CM, and /EC. The  
rising edge locks the daisy chain, turns off the DQ pins,  
and clocks the Destination and Source Segment counters.  
The four cycle types enabled by /E are shown in Table 1.  
The /EC signal also enables the /MF–/MI daisy chain,  
which serves to select the device with the highest-priority  
match in a string of LANCAMs. Table 4 explains the  
effect of the /EC signal on a device with or without a  
match in both Standard and Enhanced modes. /EC must be  
HIGH during initialization.  
Table 1: I/O Cycles  
DQ15–0 (Data Bus, I/O, TTL)  
/W  
/CM  
LOW  
HIGH  
LOW  
HIGH  
Cycle Type  
The DQ15–0 lines convey data, commands, and status to  
and from the LANCAM. /W and /CM control the direction  
and nature of the information that flows to or from the  
device. When /E is HIGH, DQ15–0 go to HIGH-Z.  
LOW  
LOW  
HIGH  
HIGH  
Command Write Cycle  
Data Write Cycle  
Command Read Cycle  
Data Read Cycle  
/MF (Match Flag, Output, TTL)  
/W (Write Enable, Input, TTL)  
The /MF output goes LOW when one or more valid  
matches occur during a compare cycle. /MF becomes valid  
after /E goes HIGH on the cycle that enables the daisy  
chain (on the first cycle that /EC is registered LOW by the  
previous falling edge of /E; see Figure 8 on page 14). In a  
daisy chain, valid match(es) in higher priority devices are  
passed from the /MI input to /MF. If the daisy chain is  
enabled but the match flag is disabled in the Control  
register, the /MF output only depends on the /MI input of  
the device (/MF=/MI). /MF is HIGH if there is no match  
or when the daisy chain is disabled (/E goes HIGH when  
/EC was HIGH on the previous falling edge of /E). The  
System Match flag is the /MF pin of the last device in the  
daisy chain. /MF is reset when the active configuration  
register set is changed.  
The /W input selects the direction of data flow during a  
device cycle. /W LOW selects a Write cycle and /W HIGH  
selects a Read cycle.  
/CM (Data/Command Select, Input, TTL)  
The /CM input selects whether the input signals on  
DQ15–0 are data or commands. /CM LOW selects  
Command cycles and /CM HIGH selects Data cycles.  
/EC (Enable Daisy Chain, Input, TTL)  
The /EC signal performs two functions. The /EC input  
enables the /MF output to show the results of a  
comparison, as shown in Figure 8 on page 14. If /EC is  
LOW at the falling edge of /E in a given cycle, the /MF  
output is enabled. Otherwise, the /MF output is held  
HIGH.  
Figure 2: PLCC Pinout  
Rev. 1  
3
 复制成功!