欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP20044DGT-SG-LF-Z 参数 Datasheet PDF下载

MP20044DGT-SG-LF-Z图片预览
型号: MP20044DGT-SG-LF-Z
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual, Ultra Low Noise, High PSRR 300mA Linear Regulator]
分类和应用:
文件页数/大小: 11 页 / 397 K
品牌: MPS [ MONOLITHIC POWER SYSTEMS ]
 浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第3页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第4页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第5页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第6页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第7页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第8页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第9页浏览型号MP20044DGT-SG-LF-Z的Datasheet PDF文件第11页  
MP20044-DUAL, ULTRA LOW NOISE, HIGH PSRR, 300mA LINEAR REGULATOR  
PCB layout guide  
PCB layout is very important to achieve good  
regulation, ripple rejection, transient response  
and thermal performance. It is highly  
recommended to duplicate EVB layout for  
optimum performance.  
2) Ensure all feedback connections are short  
and direct. Place the feedback resistors and  
compensation components as close to the  
chip as possible.  
3) Connect IN, OUT and especially GND  
respectively to a large copper area to cool  
the chip to improve thermal performance and  
long-term reliability.  
If change is necessary, please follow these  
guidelines and take figure 5 for reference.  
1) Input and output bypass ceramic capacitors  
are suggested to be put close to the IN Pin  
and OUT Pin respectively.  
EN1  
EN2  
EN1  
EN2  
R2  
R1  
OUT2  
OUT2  
OUT1  
OUT1  
COUT1  
COUT2  
MP20044  
IN  
IN  
CIN  
GND  
Top Layer  
Figure 5—PCB Layout  
MP20044 Rev. 1.0  
1/11/2013  
www.MonolithicPower.com  
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.  
© 2013 MPS. All Rights Reserved.  
10