欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP1474DJ 参数 Datasheet PDF下载

MP1474DJ图片预览
型号: MP1474DJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高效率, 2A , 16V , 500kHz的同步,降压转换器 [High-Efficiency, 2A, 16V, 500kHz Synchronous, Step-Down Converter]
分类和应用: 转换器
文件页数/大小: 16 页 / 462 K
品牌: MPS [ MONOLITHIC POWER SYSTEMS ]
 浏览型号MP1474DJ的Datasheet PDF文件第6页浏览型号MP1474DJ的Datasheet PDF文件第7页浏览型号MP1474DJ的Datasheet PDF文件第8页浏览型号MP1474DJ的Datasheet PDF文件第9页浏览型号MP1474DJ的Datasheet PDF文件第11页浏览型号MP1474DJ的Datasheet PDF文件第12页浏览型号MP1474DJ的Datasheet PDF文件第13页浏览型号MP1474DJ的Datasheet PDF文件第14页  
MP1474 – SYNCHRONOUS STEP-DOWN CONVERTER  
Thermal Shutdown  
Thermal shutdown prevents the chip from  
operating at exceedingly high temperatures.  
When the silicon die reaches temperatures that  
exceed 150°C, it shuts down the whole chip.  
When the temperature drops below its lower  
threshold, typically 130°C, the chip is enabled  
again.  
Floating Driver and Bootstrap Charging  
An external bootstrap capacitor powers the  
floating power MOSFET driver. This floating  
Figure 3: Adjustable UVLO  
Internal Soft-Start  
driver has its own UVLO protection. This  
UVLO’s rising threshold is 2.2V with a  
hysteresis of 150mV. The bootstrap capacitor  
voltage is regulated internally by VIN through  
D1, M1, R3, C4, L1 and C2 (Figure 4). If (VIN-  
VSW) exceeds 5V, U1 will regulate M1 to  
maintain a 5V BST voltage across C4. A 20ꢀ  
resistor placed between SW and BST cap. is  
strongly recommended to reduce SW spike  
voltage.  
The soft-start prevents the converter output  
voltage from overshooting during startup. When  
the chip starts, the internal circuitry generates a  
soft-start voltage (VSS) that ramps up from 0V to  
1.2V. When VSS is less than VREF, the error  
amplifier uses VSS as the reference. When VSS  
exceeds VREF, the error amplifier uses VREF as  
the reference. The SS time is internally set to  
1.2ms.  
Power Good Indicator  
D1  
MP1474 has an open drain pin as the power-  
good indicator (PG). Pull this up to VCC or  
another external source through a 100kꢀ  
resistor. When VFB exceeds 90% of VREF, PG  
switches goes high with 0.4ms delay time. If VFB  
goes below 85% of VREF, an internal MOSFET  
pulls the PG pin down to ground.  
VIN  
M1  
BST  
U1  
R3  
5V  
C4  
VOUT  
C2  
L1  
SW  
The internal circuit keeps the PG low once the  
input supply exceeds 1.2V.  
Figure 4: Internal Bootstrap Charging Circuit  
Over-Current-Protection and Hiccup  
The MP1474 has a cycle-by-cycle over-current  
limit when the inductor current peak value  
exceeds the set current limit threshold.  
Meanwhile, the output voltage drops until VFB is  
below the Under-Voltage (UV) threshold—  
typically 50% below the reference. Once UV is  
triggered, the MP1474 enters hiccup mode to  
periodically restart the part. This protection  
mode is especially useful when the output is  
dead-shorted to ground, and greatly reduces  
the average short circuit current to alleviate  
thermal issues and protect the regulator. The  
MP1474 exits the hiccup mode once the over-  
current condition is removed.  
Startup and Shutdown  
If both VIN and VEN exceed their respective  
thresholds, the chip starts. The reference block  
starts first, generating stable reference voltage  
and currents, and then the internal regulator is  
enabled. The regulator provides a stable supply  
for the remaining circuitries.  
Three events can shut down the chip: VEN low,  
VIN low, and thermal shutdown. During the  
shutdown procedure, the signaling path is first  
blocked to avoid any fault triggering. The  
COMP voltage and the internal supply rail are  
then pulled down. The floating driver is not  
subject to this shutdown command.  
MP1474 Rev. 1.0  
9/26/2012  
www.MonolithicPower.com  
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.  
© 2012 MPS. All Rights Reserved.  
10