MC3403 MC3303
CIRCUIT DESCRIPTION
Inverter Pulse Response
stage performs not only the first stage gain function but also
performs the level shifting and transconductance reduction
functions. By reducing the transconductance, a smaller
compensation capacitor (only 5.0 pF) can be employed, thus
saving chip area. The transconductance reduction is
accomplished by splitting the collectors of Q24 and Q22.
Another feature of this input stage is that the input common
mode range can include the negative supply or ground, in
single supply operation, without saturating either the input
devices or the differential to single–ended converter. The
second stage consists of a standard current source load
amplifier stage.
The output stage is unique because it allows the output to
swing to ground in single supply operation and yet does not
exhibit any crossover distortion in split supply operation. This
is possible because Class AB operation is utilized.
Each amplifier is biased from an internal voltage regulator
which has a low temperature coefficient, thus giving each
amplifier good temperature characteristics as well as
excellent power supply rejection.
5.0 V/DIV
20
µs/DIV
The MC3403/3303 is made using four internally
compensated, two–stage operational amplifiers. The first
stage of each consists of differential input device Q24 and
Q22 with input buffer transistors Q25 and Q21 and the
differential to single ended converter Q3 and Q4. The first
Figure 1. Sine Wave Response
120
AV = 100
A VOL , LARGE SIGNAL
OPEN LOOP VOLTAGE GAIN (dB)
0.5 V/DIV
100
80
60
40
20
0
–20
Figure 2. Open Loop Frequency Response
VCC = 15 V
VEE = –15 V
TA = 25°C
50 mV/DIV
*Note Class A B output stage produces distortion less sinewave.
50
µs/DIV
1.0
10
100
1.0 k
10 k
f, FREQUENCY (Hz)
100 k
1.0 M
4
MOTOROLA ANALOG IC DEVICE DATA
MOTOROLA [ MOTOROLA, INC ]
