欢迎访问ic37.com |
会员登录 免费注册
发布采购

V62C1801024L-70B 参数 Datasheet PDF下载

V62C1801024L-70B图片预览
型号: V62C1801024L-70B
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗128K ×8 CMOS SRAM [Ultra Low Power 128K x 8 CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 10 页 / 94 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V62C1801024L-70B的Datasheet PDF文件第2页浏览型号V62C1801024L-70B的Datasheet PDF文件第3页浏览型号V62C1801024L-70B的Datasheet PDF文件第4页浏览型号V62C1801024L-70B的Datasheet PDF文件第5页浏览型号V62C1801024L-70B的Datasheet PDF文件第6页浏览型号V62C1801024L-70B的Datasheet PDF文件第7页浏览型号V62C1801024L-70B的Datasheet PDF文件第9页浏览型号V62C1801024L-70B的Datasheet PDF文件第10页  
V62C1801024L(L)
Data Retention Characteristics
(L Version Only)
(1)
Parameter
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data Retention Time
Operation Recovery Time
(2)
Symbol
V
DR
I
CCDR
t
CDR
t
R
Test Condition
CE
1
> V
CC
- 0.2V or
CE
2
< + 0.2V
V
IN
> V
CC
- 0.2V or
V
IN
< 0.2V
Min
1.0
-
0
t
RC
Max
-
Unit
V
µA
ns
ns
1
-
-
Data Retention Waveform
(L Version Only) (T
A
= 0
0
C to +70
0
C / -40
0
C to +85
0
C)
Data Retention Mode
V
CC
Vcc_typ
V
DR
>
1.0V
Vcc_typ
t
CDR
CE
V
DR
t
R
V
IH
V
IH
Notes
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
L-version includes this feature.
This Parameter is sampled and not 100% tested.
For test conditions, see
AC Test Condition,
Figure A.
This parameter is tested with CL = 5pF as shown in Figure B. Transition is measured + 500mV from steady-state voltage.
This parameter is guaranteed, but is not tested.
WE is HIGH for read cycle.
CE1 and OE are LOW and CE2 is HIGH for read cycle.
Address valid prior to or coincident with CE1 transition LOW or CE2 transition HIGH.
All read cycle timings are referenced from the last valid address to the first transtion address.
CE1 or WE must be HIGH or CE2 must be LOW during address transition.
All write cycle timings are referenced from the last valid address to the first transition address.
8
REV. 1.1
April
2001 V62C1801024L(L)