欢迎访问ic37.com |
会员登录 免费注册
发布采购

V62C1162048LL-120T 参数 Datasheet PDF下载

V62C1162048LL-120T图片预览
型号: V62C1162048LL-120T
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗128K ×16的CMOS SRAM [Ultra Low Power 128K x 16 CMOS SRAM]
分类和应用: 内存集成电路静态存储器光电二极管
文件页数/大小: 11 页 / 110 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V62C1162048LL-120T的Datasheet PDF文件第1页浏览型号V62C1162048LL-120T的Datasheet PDF文件第2页浏览型号V62C1162048LL-120T的Datasheet PDF文件第3页浏览型号V62C1162048LL-120T的Datasheet PDF文件第4页浏览型号V62C1162048LL-120T的Datasheet PDF文件第6页浏览型号V62C1162048LL-120T的Datasheet PDF文件第7页浏览型号V62C1162048LL-120T的Datasheet PDF文件第8页浏览型号V62C1162048LL-120T的Datasheet PDF文件第9页  
V62C1162048L(L)  
Read Cycle (9) (Vcc = 1.8 to 2.2V, Gnd = 0V, TA = 00C to +700C / -400C to +850C)  
Note  
Unit  
Parameter  
Sym  
-70  
-85  
-100  
-120  
Min Max Min Max Min Max Min Max  
tRC  
tAA  
tACE  
tOE  
tOH  
tLZ  
70  
-
-
85  
-
-
100  
-
100  
100  
50  
-
120  
-
120  
120  
60  
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Read Cycle Time  
70  
70  
40  
-
85  
85  
40  
-
-
-
-
-
Address Access Time  
-
-
Chip Enable Access Time  
-
-
-
-
Output Enable Access Time  
10  
10  
-
10  
10  
-
10  
10  
-
10  
10  
-
Output Hold from Address Change  
Chip Enable to Output in Low-Z  
Chip Disable to Output in High-Z  
Output Enable to Output in Low-Z  
Output Disable to Output in High-Z  
BLE, BHE Enable to Output in Low-Z  
BLE, BHE Disable to Output in High-Z  
BLE, BHE Access Time  
-
-
-
-
4,5  
tHZ  
30  
-
35  
-
40  
-
45  
-
3,4,5  
tOLZ  
tOHZ  
tBLZ  
tBHZ  
tBA  
5
-
5
-
5
-
5
-
25  
-
30  
-
35  
-
40  
-
5
-
5
-
5
-
5
-
4,5  
25  
40  
30  
40  
35  
50  
40  
60  
3,4,5  
-
-
-
-
Write Cycle (11) (Vcc = 1.8 to 2.2V, Gnd = 0V, TA = 00C to +700C / -400C to +850C)  
Note  
Unit  
Parameter  
Symbol  
-70  
-85  
-100  
-120  
Min Max Min Max Min Max Min Max  
100  
80  
80  
0
tWC  
tCW  
tAW  
tAS  
70  
60  
60  
0
-
-
85  
70  
70  
0
-
-
-
-
120  
90  
90  
0
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Write Cycle Time  
Chip Enable to Write End  
Address Setup to Write End  
Address Setup Time  
-
-
-
-
-
-
-
-
tWP  
tWR  
tDW  
tDH  
50  
0
-
60  
0
-
70  
0
-
80  
0
-
Write Pulse Width  
-
-
-
-
Write Recovery Time  
30  
0
-
35  
0
-
40  
0
-
45  
0
-
Data Valid to Write End  
Data Hold Time  
-
-
-
-
tWHZ  
tOW  
tBW  
-
30  
-
-
35  
-
-
40  
-
-
45  
-
Write Enable to Output in High-Z  
Output Active from Write End  
BLE, BHE Setup to Write End  
5
5
5
5
60  
-
70  
-
80  
-
90  
-
5
REV. 1.2 May 2001 V62C1162048L(L)