欢迎访问ic37.com |
会员登录 免费注册
发布采购

V54C365404VD 参数 Datasheet PDF下载

V54C365404VD图片预览
型号: V54C365404VD
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能143/133/125 MHz的3.3伏16M ×4同步DRAM 4组X的4Mbit ×4 [HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 16M X 4 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 4]
分类和应用: 动态存储器
文件页数/大小: 54 页 / 773 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V54C365404VD的Datasheet PDF文件第1页浏览型号V54C365404VD的Datasheet PDF文件第2页浏览型号V54C365404VD的Datasheet PDF文件第4页浏览型号V54C365404VD的Datasheet PDF文件第5页浏览型号V54C365404VD的Datasheet PDF文件第6页浏览型号V54C365404VD的Datasheet PDF文件第7页浏览型号V54C365404VD的Datasheet PDF文件第8页浏览型号V54C365404VD的Datasheet PDF文件第9页  
V54C365404VD(L)
Absolute Maximum Ratings*
Max. Unit
5
5
pF
pF
Block Diagram
Column Addresses
A0 - A9, AP, BA0, BA1
Row Addresses
A0 - A11, BA0, BA1
Column decoder
Sense amplifier & I(O) bus
Bank 0
Column decoder
Sense amplifier & I(O) bus
Bank 1
Column decoder
Sense amplifier & I(O) bus
Bank 2
Column decoder
Sense amplifier & I(O) bus
CKE
RAS
CAS
WE
CS
V54C365404VD(L) Rev. 0.9 September 2001
3
DQM
CLK
CILETIV LESOM
Capacitance*
Symbol
C
I1
C
I2
C
IO
C
CLK
T
A
= 0 to 70°C, V
CC
= 3.3 V
±
0.3 V, f = 1 Mhz
Parameter
Input Capacitance (A0 to A11)
Input Capacitance
RAS, CAS, WE, CS, CLK, CKE, DQM
Output Capacitance (I/O)
Input Capacitance (CLK)
Operating temperature range ................... 0 to 70°C
Storage temperature range .................-55 to 150°C
Input/output voltage.................. -0.3 to (V
CC
+0.3) V
Power supply voltage .......................... -0.3 to 4.6 V
Power dissipation ..............................................1 W
Data out current (short circuit).......................50 mA
*Note:
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage of the device.
Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
6.5
4
pF
pF
*Note: Capacitance is sampled and not 100% tested.
Column address
counter
Column address
buffer
Row address
buffer
Refresh Counter
Row decoder
Memory array
Row decoder
Memory array
Row decoder
Memory array
Row decoder
Memory array
Bank 3
4096 x 1024
x 4 bit
4096 x 1024
x 4 bit
4096 x 1024
x 4 bit
4096 x 1024
x 4 bit
Input buffer
Output buffer
Control logic & timing generator
I/O
1
-I/O
4