欢迎访问ic37.com |
会员登录 免费注册
发布采购

V54C333322V 参数 Datasheet PDF下载

V54C333322V图片预览
型号: V54C333322V
PDF下载: 下载PDF文件 查看货源
内容描述: 200/183/166 MHz的3.3伏超高性能1M ×32 SDRAM 2组X达512Kbit ×32 [200/183/166 MHz 3.3 VOLT ULTRA HIGH PERFORMANCE 1M X 32 SDRAM 2 BANKS X 512Kbit X 32]
分类和应用: 动态存储器
文件页数/大小: 21 页 / 126 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V54C333322V的Datasheet PDF文件第7页浏览型号V54C333322V的Datasheet PDF文件第8页浏览型号V54C333322V的Datasheet PDF文件第9页浏览型号V54C333322V的Datasheet PDF文件第10页浏览型号V54C333322V的Datasheet PDF文件第12页浏览型号V54C333322V的Datasheet PDF文件第13页浏览型号V54C333322V的Datasheet PDF文件第14页浏览型号V54C333322V的Datasheet PDF文件第15页  
MOSEL VITELIC  
V54C333322V  
(1,2,3)  
AC Characteristics  
(Continued)  
T = 0 to 70°C; V = 0 V; V = 3.3 V ± 0.3 V, t = 1 ns  
A
SS  
CC  
T
Limit Values  
-55  
-5  
-6  
#
Symbol Parameter  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Unit  
Read Cycle  
25  
27  
t
2.5  
2.5  
2.5  
ns  
ns  
OH  
HZ  
t
CAS Latency = 3  
CAS Latency = 2  
5
7
5.3  
7
5.5  
7
28  
t
DQM Data Out Disable Latency  
2
2
2
CLK  
DQZ  
Write Cycle  
29  
30  
t
Write Recovery Time  
CAS Latency = 3  
CAS Latency = 2  
WR  
5
5.5  
10  
6
ns  
ns  
10  
10  
t
DQM Write Mask Latency  
0
0
0
CLK  
DQW  
Notes for AC Parameters:  
1. For proper power-up see the operation section of this data sheet.  
2. AC timing tests have V = 0.8V and V = 2.0V with the timing referenced to the 1.4 V crossover point. The transition  
IL  
IH  
time is measured between V and V . All AC measurements assume t = 1ns with the AC output load circuit  
IH  
IL  
T
shown in Figure 1.  
tCK  
VIH  
VIL  
CLK  
+ 1.4 V  
t
T
tCS  
tCH  
50 Ohm  
1.4V  
COMMAND  
Z=50 Ohm  
I/O  
tAC  
tAC  
tLZ  
50 pF  
tOH  
1.4V  
OUTPUT  
tHZ  
Figure 1.  
3. If clock rising time is longer than 1 ns, a time (t /2 – 0.5) ns has to be added to this parameter.  
T
4. If t is longer than 1 ns, a time (t – 1) ns has to be added to this parameter.  
T
T
5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as  
follows:  
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)  
6. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.  
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command  
is registered.  
V54C333322V Rev. 2.0 May 2000  
11  
 复制成功!