欢迎访问ic37.com |
会员登录 免费注册
发布采购

V54C3256404VAB 参数 Datasheet PDF下载

V54C3256404VAB图片预览
型号: V54C3256404VAB
PDF下载: 下载PDF文件 查看货源
内容描述: 的256Mbit SDRAM 3.3伏, TSOP II / SOC BGA / WBGA封装16M ×16 , 32M ×8 , 64M ×4 [256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4]
分类和应用: 动态存储器
文件页数/大小: 52 页 / 838 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V54C3256404VAB的Datasheet PDF文件第4页浏览型号V54C3256404VAB的Datasheet PDF文件第5页浏览型号V54C3256404VAB的Datasheet PDF文件第6页浏览型号V54C3256404VAB的Datasheet PDF文件第7页浏览型号V54C3256404VAB的Datasheet PDF文件第9页浏览型号V54C3256404VAB的Datasheet PDF文件第10页浏览型号V54C3256404VAB的Datasheet PDF文件第11页浏览型号V54C3256404VAB的Datasheet PDF文件第12页  
V54C3256(16/80/40)4V(T/S/B)
Absolute Maximum Ratings*
Max. Unit
5
5
pF
pF
Block Diagram
Column decoder
Sense amplifier & I(O) bus
Column decoder
Sense amplifier & I(O) bus
Column decoder
Sense amplifier & I(O) bus
Bank 0
Bank 1
Bank 2
Column decoder
Sense amplifier & I(O) bus
WE
LDQM
V54C3256(16/80/40)4V(T/S/B) Rev1.6 September
8
UDQM
CKE
RAS
CLK
CAS
CS
CILETIV LESO M
Capacitance*
T
A
= 0 to 70°C, V
CC
= 3.3 V
±
0.3 V, f = 1 Mhz
Symbol
C
I1
C
I2
C
IO
C
CLK
Parameter
Input Capacitance (A0 to A12)
Input Capacitance
RAS, CAS, WE, CS, CLK, CKE, DQM
Output Capacitance (I/O)
Input Capacitance (CLK)
Operating temperature range .................. 0 to 70 °C
Storage temperature range ................-55 to 150 °C
Input/output voltage.................. -0.3 to (V
CC
+0.3) V
Power supply voltage .......................... -0.3 to 4.6 V
Power dissipation ..............................................1 W
Data out current (short circuit).......................50 mA
*Note:
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage of the device.
Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
6.5
4
pF
pF
*
Note:
Capacitance is sampled and not 100% tested.
x16 Configuration
Column Addresses
A0 - A8, AP, BA0, BA1
Row Addresses
A0 - A12, BA0, BA1
Column address
counter
Column address
buffer
Row address
buffer
Refresh Counter
Row decoder
Memory array
Row decoder
Memory array
Row decoder
Memory array
Row decoder
Memory array
Bank 3
8192 x 512
x 16 bit
8192 x 512
x16 bit
8192 x 512
x 16 bit
8192 x 512
x 16 bit
Input buffer
Output buffer
Control logic & timing generator
I/O
1
-I/O
16