欢迎访问ic37.com |
会员登录 免费注册
发布采购

V436616Y24V 参数 Datasheet PDF下载

V436616Y24V图片预览
型号: V436616Y24V
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3伏16M ×64的高性能SDRAM SODIMM UNBUFFERED [3.3 VOLT 16M x 64 HIGH PERFORMANCE SDRAM UNBUFFERED SODIMM]
分类和应用: 动态存储器
文件页数/大小: 12 页 / 299 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V436616Y24V的Datasheet PDF文件第4页浏览型号V436616Y24V的Datasheet PDF文件第5页浏览型号V436616Y24V的Datasheet PDF文件第6页浏览型号V436616Y24V的Datasheet PDF文件第7页浏览型号V436616Y24V的Datasheet PDF文件第9页浏览型号V436616Y24V的Datasheet PDF文件第10页浏览型号V436616Y24V的Datasheet PDF文件第11页浏览型号V436616Y24V的Datasheet PDF文件第12页  
V436616Y24V
CILETIV LESOM
AC Characteristics
T
A
= 0° to 70°C; V
SS
= 0V; V
CC
= 3.3V
±
0.3V, t
T
= 1 ns (Continued)
Limit Values
-75PC
#
14
15
16
17
-75
Min.
20
45
60
15
-10PC
Min.
20
45
70
20
Symbol
t
RP
t
RAS
t
RC
t
RRD
t
CCD
Parameter
Row Precharge Time
Row Active Time
Row Cycle Time
Activate(a) to Activate(b) Command Pe-
riod
CAS(a) to CAS(b) Command Period
Min.
15
42
60
14
Max.
100K
Max.
100K
Max.
100K
Unit
ns
ns
ns
ns
Note
6
6
6
6
18
1
1
1
CLK
Refresh Cycle
19
20
t
REF
t
SREX
Refresh Period (8192 cycles)
Self Refresh Exit Time
64
10
64
10
64
10
ms
ns
Read Cycle
21
22
23
24
t
OH
t
LZ
t
HZ
t
DQZ
Data Out Hold Time
Data Out to Low Impedance Time
Data Out to High Impedance Time
DQM Data Out Disable Latency
3
1
3
2
7.5
3
1
3
2
7.5
3
1
3
2
10
ns
ns
ns
CLK
7
2
Write Cycle
25
26
t
WR
t
DQW
Write Recovery Time
DQM Write Mask Latency
2
0
2
0
2
0
CLK
CLK
Notes:
1.The specified values are valid when addresses are changed no more than once during t
CK
(min.) and when No
Operation commands are registered on every rising clock edge during t
RC
(min). Values are shown per module
bank.
2. The specified values are valid when data inputs (DQ’s) are stable during t
RC
(min.).
3. All AC characteristics are shown for device level.
An initial pause of 100
µs
is required after power-up, then a Precharge All Banks command must be given followed
by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have V
IL
= 0.4V and V
IH
= 2.4V with the timing referenced to the 1.4V crossover point. The transition
time is measured between V
IH
and V
IL
. All AC measurements assume t
T
= 1 ns with the AC output load circuit
shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and a
input signal of 1V / ns edge rate between 0.8V and 2.0V.
V436616Y24V Rev. 1.0 January 2002
8