欢迎访问ic37.com |
会员登录 免费注册
发布采购

PUMA2S4000AMB-025 参数 Datasheet PDF下载

PUMA2S4000AMB-025图片预览
型号: PUMA2S4000AMB-025
PDF下载: 下载PDF文件 查看货源
内容描述: [SRAM Module, 128KX32, 25ns, CMOS, CPGA66, CERAMIC, PGA-66]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 10 页 / 306 K
品牌: MOSAIC [ MOSAIC ]
 浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第1页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第2页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第3页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第4页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第6页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第7页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第8页浏览型号PUMA2S4000AMB-025的Datasheet PDF文件第9页  
PUMA 2/67/77S4000/A - 020/025/35
Issue 4.3 : December 1999
Read Cycle Timing Waveform
(1,2)
t
A0~A16
RC
t
AA
OE
t
OE
t
OLZ
CS1~4
t
OH
t
CLZ
t
ACS
t
CHZ(3)
t
OHZ(3)
High-Z
D0~31
Data Valid
Notes:
(1) During the Read Cycle, WE is high for the modules.
(2) Address valid prior to or coincident with CS transition Low.
(3) t
CHZ
and t
OHZ
are defined as the time at which the outputs achieve the open circuit conditions and are not referenced
to output voltage levels. These parameters are sampled and not 100% tested.
Write Cycle No.1 Timing Waveform
t
WC
A0~A16
OE
t
AS(3)
t
AW
t
CW(4)
(6)
t
WR
(2)
CS1~4
t
WP(1)
WE1~4
t
OHZ(3,9)
D0~31out
High-Z
t
DW
High-Z
t
OW
t
DH
D0~31in
5