MSM832 - 70/85/10
ISSUE 4.4 : November 1998
Operating Modes
The table below shows the logic inputs required to control the MSM832 SRAM.
Mode
Not Selected
OutputDisable
Read
Write
CS
1
0
0
0
OE
X
1
0
X
1 = V
IH
,
WE
X
1
1
0
V
CC
Current
I
SB1
,I
SB2
I
CC
I
CC
I
CC
0 = V
IL
,
I/O Pin Reference Cycle
High Z
High Z
D
OUT
D
IN
Read Cycle
Write Cycle
Power Down
X = Don't Care
Low V
cc
Data Retention Characteristics - L Version Only
( T
A
=-55°C to +125°C)
Parameter
V
CC
for Data Retention
Data Retention Current -L Version
Chip Deselect to Data Retention Time
Operation Recovery Time
Notes (1) t
RC
= Read Cycle Time
Symbol
V
DR
I
CCDR2
t
CDR
t
R
Test Condition
CS≥V
CC
-0.2V, V
IN
≥0V
See Retention Waveform
See Retention Waveform
min
2.0
0
t
RC(1)
typ
-
-
-
-
max
-
170
-
-
Unit
V
µA
ns
ns
V
CC
=3.0V, CS≥V
CC
-0.2V, V
IN
≥0V
-
AC Test Conditions
* Input pulse levels: 0V to 3.0V
* Input rise and fall times: 3ns
* Input and Output timing reference levels: 1.5V
* Output load: see diagram
* V
cc
=5V±10%
Output Load
I/O Pin
166
Ω
1.76V
30pF
3