欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP16488GCPR 参数 Datasheet PDF下载

PDSP16488GCPR图片预览
型号: PDSP16488GCPR
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片的二维卷积器与积分行延迟 [Single Chip 2D Convolver with Integral Line Delays]
分类和应用:
文件页数/大小: 33 页 / 414 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP16488GCPR的Datasheet PDF文件第6页浏览型号PDSP16488GCPR的Datasheet PDF文件第7页浏览型号PDSP16488GCPR的Datasheet PDF文件第8页浏览型号PDSP16488GCPR的Datasheet PDF文件第9页浏览型号PDSP16488GCPR的Datasheet PDF文件第11页浏览型号PDSP16488GCPR的Datasheet PDF文件第12页浏览型号PDSP16488GCPR的Datasheet PDF文件第13页浏览型号PDSP16488GCPR的Datasheet PDF文件第14页  
INPUT  
Nth PDSP16488A IN THE ROW  
0
0
PDSP16488A  
REG B3 = 1  
REG B3 = 1  
DELAYS  
DELAYS  
0
0
DELAY = 0, DEFINED BY REG D3:2 = 00  
WIDTH = S  
DELAY = 0, DEFINED BY REG D3:2 = 00  
WIDTH = S  
DELAYS  
DELAYS  
LINE  
DELAYS  
LINE  
DELAYS  
S
S
0/4  
DELAYS  
4 CLOCK  
DELAY  
4 CLOCK  
DELAY  
+
+
0
ZERO  
DELAYS  
4 CLOCK  
DELAYS  
REG D0 = 0  
REG D0 = 0 IF S = 4,  
OR REG D0 = 1 IF S = 8  
Nth PDSP16488A IN THE ROW  
0
0
PDSP16488A  
REG B3 = 0  
REG B3 = 1  
DELAYS  
DELAYS  
D
D
D = 41S(N21) DEFINED BY REG D3:2  
D = 41S(N21) DEFINED BY REG D3:2  
DELAYS  
DELAYS  
WIDTH = S  
WIDTH = S  
LINE  
DELAYS  
LINE  
DELAYS  
S
S
4 CLOCK  
DELAY  
4 CLOCK  
DELAY  
+
+
0
0/4  
DELAYS  
DELAYS  
4 CLOCK  
DELAYS  
REG D0 = 0  
REG D0 = 0 IF S = 4,  
OR REG D0 = 1 IF S = 8  
Nth PDSP16488A IN THE ROW  
0
0
PDSP16488A  
REG B3 = 0  
REG B3 = 1  
DELAYS  
DELAYS  
D
D
D = 41S(N21) DEFINED BY REG D3:2  
D = 41S(N21) DEFINED BY REG D3:2  
DELAYS  
DELAYS  
WIDTH = S  
WIDTH = S  
LINE  
DELAYS  
LINE  
DELAYS  
S
S
4 CLOCK  
DELAY  
4 CLOCK  
DELAY  
OUTPUT  
+
+
0
0/4  
DELAYS  
DELAYS  
REG D0 = 0  
REG D0 = 0 IF S = 4,  
OR REG D0 = 1 IF S = 8  
Fig. 7 Multi-device delay paths  
Delay Compensation for Large Windows  
A large window is composed of several partial windows each of  
which is implemented in an individual device. If necessary the partial  
window must be padded with zero coefficients to become one of the  
standard sizes. When constructing a large window it is necessary to  
delay the expansion data inputs in order to compensate for growth  
in the horizontal direction. Delays in the partial sums are also  
necessary to compensate for the total pipeline delay needed to  
produce the previous complete horizontal stripe.  
Within each device in a horizontal stripe, apart from the first,  
the expansion input must be delayed by the width of the partial  
window, before it is added to the internal sum. Since partial  
windows can only be 4 or 8 pixels wide, a delay of 4 or 8 pixel  
clocks is needed. There is, however, an in-built delay of 4 pixels  
in the inter device connection, and the PDSP16488A thus only  
needs an option to delay the expansion input by an additional four  
pixels.  
10