欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP1601MCGGCR 参数 Datasheet PDF下载

PDSP1601MCGGCR图片预览
型号: PDSP1601MCGGCR
PDF下载: 下载PDF文件 查看货源
内容描述: ALU和桶式移位器 [ALU and Barrel Shifter]
分类和应用: 外围集成电路输出元件输入元件时钟
文件页数/大小: 17 页 / 140 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP1601MCGGCR的Datasheet PDF文件第4页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第5页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第6页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第7页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第9页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第10页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第11页浏览型号PDSP1601MCGGCR的Datasheet PDF文件第12页  
PDSP1601/PDSP1601A
The Register Files
There are two on-chip register files (ALU and Shifter), each
containing two 16 bit registers and each supporting 8
instructions (see Table 4). The instructions for the ALU
register file and the Barrel Shifter Register file are the same.
The Inputs to the register files come from either the ALU or
the Barrel Shifter, and are loaded into the Register files on the
rising edge of CLK.
The register file instructions are latched such that the
instruction will not start executing until the rising edge of the
CLK latches the instruction into the device.
The register file instructions (see Table 4) allow input data
to be loaded into either, neither or both of the registers. Data
is loaded at the end of the cycle in which the instruction is
executing.
The register file instructions allow the output to be sourced
from either of the two registers, the selected output will be valid
during the cycle in which the instruction is executing.
ALU REGISTER INSTRUCTIONS
Inst
0
1
2
3
4
5
6
7
RA2-RA0
000
001
010
011
100
101
110
111
Mnemonic
LLRRR
LRRLR
LLRLR
LRRRR
LBRLR
NOPRR
NOPLR
NOPPS
Operation
Load Left Reg Output Right Reg
Load Right Reg Output Left Reg
Load Left Register, Output Left Reg
Load Right Register, Output Right Reg
Load Both Registers, Output Left Reg
No Load Operation, Output Right Reg
No Load Operation, Output Left Reg
No Load Operation, Pass ALU Result
SHIFTER REGISTER INSTRUCTIONS
Inst
0
1
2
3
4
5
6
7
RA2-RA0
000
001
010
011
100
101
110
111
Mnemonic
LLRRR
LRRLR
LLRLR
LRRRR
LBRLR
NOPRR
NOPLR
NOPPS
Operation
Load Left Reg Output Right Reg
Load Right Reg Output Left Reg
Load Left Register, Output Left Reg
Load Right Register, Output Right Reg
Load Both Registers, Output Left Reg
No Load Operation, Output Right Reg
No Load Operation, Output Left Reg
No Load Operation, Pass Barrel Shifter Result
Table 4 ALU and shift register instructions mnemonics
MNEMONICS
LXXYY Load XX = Target,
YY
LBOXX Load Both Registers, XX
NOPXX No Load Operation, XX
= Source of Output
= Source of Output
= Source of Output
8