®
CMOS
MT9085
PAC - Parallel Access Circuit
Features
•
Configurable for parallel-to-serial or
serial-to-parallel conversion of 1024 channels
Interfaces to Mitel’s MT9080 Switch Matrix
Module (SMX). Generates all framing signals
required in 1K or 2K switching applications
Serial data rates of 2.048 Mbit/s or 4.096 Mbit/s
ISSUE 3
January 1993
Ordering Information
MT9085AP
68 Pin PLCC
•
-40°C to 70°C
•
•
Description
Mitel ST-BUS™ compatible serial inputs/outputs
The MT9085 Parallel Access Circuit (PAC) provides
an interface between an 8 bit, parallel time division
multiplexed bus and a serial time division
multiplexed bus. A single PAC device will accept
data clocked out on the parallel bus of the Mitel
MT9080 (SMX) and output it on 32/16 time division
multiplexed serial bus streams. A second device can
be configured to perform the conversion from the
serial format into an SMX compatible parallel format.
The time division, serial multiplexed streams may
operate at 2.048 Mbit/s or at 4.096 Mbit/s. The PAC
generates all framing signals required by the SMX
for 1024 and 2048 channel configurations.
Applications
•
Interfacing the MT9080 Switch Matrix Module to
an ST-BUS system
Rate conversion between 4 Mbit/s and 2 Mbit/s
serial streams
Interfacing a parallel system bus to devices
utilizing serial I/O
•
•
S0
S1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
S30
S31
•
•
Shift
Registers
Address
Decoder
C16
C4
LOAD
C16
C4
Parallel/Serial
P0
P7
C4i
F0i
C16i
Timing
Generation
C2o
C4o
F0o
DFPo
DFPo
CFPo
OE
MCA
MCB
CKD
2/4S
Mode
Control
VSS
VDD
Figure 1 - Functional Block Diagram
2-125
MITEL [ MITEL NETWORKS CORPORATION ]
